Abstract: The present disclosure relates to gate driver and display device including the same. According to an aspect of the present disclosure, a gate driver includes: a plurality of stages which is dependently connected to each other, each of the plurality of stages includes: a node controller configured to control voltages of a Q node, a Q1 node, a Q2 node, a QB node, a QB1 node, and a QB2 node based on a first clock signal and a second clock signal; a carry signal output unit configured to output a carry signal to a next stage based on the voltages of the Q1 node and the QB1 node; and a scan signal output unit configured to output a scan signal to a scan line based on the voltages of the Q node and the QB node, and a width of the scan signal may be determined by a toggling timing of the first clock signal and a toggling timing of the second clock signal.

Abstract: Disclosed is a display panel in which a sampling transistor and a sampling capacitor for additional sampling are disposed between a light-emitting element and a driving element of the display panel to secure a sufficient sampling time of the driving element. Further, a display device including the panel is disclosed. To this end, a first switching element is configured to be switched to apply an initialization voltage to each of a first electrode of the light-emitting element and a gate electrode of the driving element; and a second switching element is configured to be switched to apply a sampling voltage to a second electrode and the gate electrode of the driving element. Thus, a sufficient sampling time of a threshold voltage of the driving element is secured such that pixel defects such as luminance non-uniformity of pixels are reduced.

Abstract: A gate driver according to an embodiment of the present disclosure may include a plurality of dependently connected stages; and at least one of gate incoming circuits configured to selectively output one of a first start pulse corresponding to a high-frequency operation and a second start pulse corresponding to a low-frequency operation, wherein at least one of the plurality of stages are connected to the gate incoming circuit and receive one of the first start pulse and the second start pulse outputted by the gate incoming circuit.

Abstract: A pixel of a display apparatus includes a light emitting device and a pixel circuit connected to first to third gate control lines and the light emitting device, the pixel circuit including first to fourth nodes. The pixel circuit includes a driving transistor connected to the first to third nodes, a first transistor connected to the first gate control line and the first and second nodes, a second transistor connected to the second gate control line, the second node, and a first driving voltage line, a third transistor connected to the first gate control line, the third node, and the fourth node, a fourth transistor connected to the first gate control line, the fourth node, and an initialization voltage line, a fifth transistor connected to the third gate control line, the third node, and a data line, and a storage capacitor between the first node and the fourth node.

Abstract: A pixel of a display apparatus includes a light emitting device and a pixel circuit connected to first to third gate control lines and the light emitting device, the pixel circuit including first to fourth nodes. The pixel circuit includes a driving transistor connected to the first to third nodes, a first transistor connected to the first gate control line and the first and second nodes, a second transistor connected to the second gate control line, the second node, and a first driving voltage line, a third transistor connected to the first gate control line, the third node, and the fourth node, a fourth transistor connected to the first gate control line, the fourth node, and an initialization voltage line, a fifth transistor connected to the third gate control line, the third node, and a data line, and a storage capacitor between the first node and the fourth node.

Abstract: A pixel of a display apparatus includes a light emitting device and a pixel circuit connected to first to third gate control lines and the light emitting device, the pixel circuit including first to fourth nodes. The pixel circuit includes a driving transistor connected to the first to third nodes, a first transistor connected to the first gate control line and the first and second nodes, a second transistor connected to the second gate control line, the second node, and a first driving voltage line, a third transistor connected to the first gate control line, the third node, and the fourth node, a fourth transistor connected to the first gate control line, the fourth node, and an initialization voltage line, a fifth transistor connected to the third gate control line, the third node, and a data line, and a storage capacitor between the first node and the fourth node.

Abstract: A pixel of a display apparatus includes a light emitting device and a pixel circuit connected to first to third gate control lines and the light emitting device, the pixel circuit including first to fourth nodes. The pixel circuit includes a driving transistor connected to the first to third nodes, a first transistor connected to the first gate control line and the first and second nodes, a second transistor connected to the second gate control line, the second node, and a first driving voltage line, a third transistor connected to the first gate control line, the third node, and the fourth node, a fourth transistor connected to the first gate control line, the fourth node, and an initialization voltage line, a fifth transistor connected to the third gate control line, the third node, and a data line, and a storage capacitor between the first node and the fourth node.

Abstract: A light emitting display device includes a pixel circuit including: a first transistor having a first electrode connected to a first node coupled to a first power supply line, a second electrode connected to a second node, and a gate electrode connected to a third node; a second transistor having a first electrode connected to the first node, a second electrode connected to the third node, and a gate electrode connected to a first gate line; a light emitting diode connected to the first transistor; a first capacitor having a first electrode connected to the third node and a second electrode connected to a conductive line and an anode electrode of the light emitting diode; and a second capacitor having a first electrode connected to the third node and a second electrode connected to a constant voltage source which supplies a DC voltage.

Abstract: The present disclosure describes an organic light emitting display device including: a display panel including data lines, gate lines, emission lines, and pixels, a data driver applying data signals to the data lines, and a gate driver applying gate signals and emission signals to the gate lines and the emission lines, respectively. At least one of the pixels may be operated in a first period in which a data voltage is applied, a second period in which the data voltage is remained and a driving current is provided according to the data voltage, and a third period in which the data voltage is remained and light emitting is not performed, where a ratio between lengths of the second and third periods can be adjusted. The at least one pixel may receive a preset voltage in the second period and the third period.

Abstract: A light emitting display device includes a pixel circuit including: a first transistor having a first electrode connected to a first node coupled to a first power supply line, a second electrode connected to a second node, and a gate electrode connected to a third node; a second transistor having a first electrode connected to the first node, a second electrode connected to the third node, and a gate electrode connected to a first gate line; a light emitting diode connected to the first transistor; a first capacitor having a first electrode connected to the third node and a second electrode connected to a conductive line and an anode electrode of the light emitting diode; and a second capacitor having a first electrode connected to the third node and a second electrode connected to a constant voltage source which supplies a DC voltage.

Abstract: The present disclosure describes an organic light emitting display device including: a display panel including data lines, gate lines, emission lines, and pixels, a data driver applying data signals to the data lines, and a gate driver applying gate signals and emission signals to the gate lines and the emission lines, respectively. At least one of the pixels may be operated in a first period in which a data voltage is applied, a second period in which the data voltage is remained and a driving current is provided according to the data voltage, and a third period in which the data voltage is remained and light emitting is not performed, where a ratio between lengths of the second and third periods can be adjusted. The at least one pixel may receive a preset voltage in the second period and the third period.

Abstract: Disclosed herein is a gate driver including a plurality of stages. The nth stage of the plurality of stages includes a first scan signal output unit configured to output the kth clock as a first scan signal through a first scan signal output node when a voltage of a Q-node is at a high state, and an emission control signal output unit configured to output a gate high voltage through an emission control signal output node when a voltage of the first scan signal output node and a voltage of an EQ-node are at the high state by an emission control clock. The emission control signal output unit is electrically connected to the Q-node. The gate driver includes a scan signal output and an emission control signal output, so that GIPs having the same configuration can be disposed on the left and right sides of a display panel.

Abstract: The present disclosure provides a display device including a display panel and a scan driver. The display panel displays an image. The scan driver includes a scan signal generation circuit disposed on one side of the display panel, and an emission signal generation circuit disposed on the other side of the display panel. The emission signal generation circuit outputs an emission signal having at least two Logic High sections in response to an external clock signal and a first scan signal output from the scan signal generation circuit.

Abstract: The gate driving circuit includes a shift register including a plurality of stages. An n-th stage among the plurality of stages includes: a pull-up switching element outputting a first clock to an output node in accordance with a voltage in a Q node, a pull-down switching element outputting a gate low voltage VGL to the output node in accordance with a voltage in a QB node, and a logic unit inverting and outputting a voltage in the Q node and a voltage in the QB node.

Abstract: The present disclosure provides a display device including a display panel and a scan driver. The display panel displays an image. The scan driver includes a scan signal generation circuit disposed on one side of the display panel, and an emission signal generation circuit disposed on the other side of the display panel. The emission signal generation circuit outputs an emission signal having at least two Logic High sections in response to an external clock signal and first and second scan signals output from the scan signal generation circuit.

Abstract: Disclosed herein is a gate driver. The gate driver included a plurality of stages. The nth stage of the plurality of stages includes a first scan signal output unit configured to output the kth clock as a first scan signal through a first scan signal output node when a voltage of a Q-node is at a high state, and an emission control signal output unit configured to output a gate high voltage (VGH) through an emission control signal output node when a voltage of the first scan signal output node is at the high state and a voltage of an EQ-node is at the high state by an emission control clock (where n and k are positive integers). The emission control signal output unit is electrically connected to the Q-node. The gate driver includes a scan signal output part as well as an emission control signal output part, so that GIPs having the same configuration can be disposed on the left and right sides of a display panel.

Abstract: The gate driving circuit includes a shift register including a plurality of stages. An n-th stage among the plurality of stages includes: a pull-up switching element outputting a first clock to an output node in accordance with a voltage in a Q node, a pull-down switching element outputting a gate low voltage VGL to the output node in accordance with a voltage in a QB node, and a logic unit inverting and outputting a voltage in the Q node and a voltage in the QB node.

Abstract: The present disclosure provides a display device including a display panel and a scan driver. The display panel displays an image. The scan driver includes a scan signal generation circuit disposed on one side of the display panel, and an emission signal generation circuit disposed on the other side of the display panel. The emission signal generation circuit outputs an emission signal having at least two Logic High sections in response to an external clock signal and first and second scan signals output from the scan signal generation circuit.

Abstract: The present disclosure provides a display device including a display panel and a scan driver. The display panel displays an image. The scan driver includes a scan signal generation circuit disposed on one side of the display panel, and an emission signal generation circuit disposed on the other side of the display panel. The emission signal generation circuit outputs an emission signal having at least two Logic High sections in response to an external clock signal and a first scan signal output from the scan signal generation circuit.