Patents by Inventor Junjun Wang
Junjun Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12177933Abstract: A network exposure node receives a reference identity for the network exposure node in a first monitoring message from a first network node. The network exposure node further retrieves, based on the reference identity for the network exposure node, an identity list of one or more subscriber UEs, which subscribed to monitoring of an event, and configuration information for the one or more subscriber UEs, which are stored in the network exposure node. The network exposure node then determines, based on the identity list and the configuration information, a second network node associated with a subscriber UE in the identity list. Next, the network exposure node transmits a report for the monitoring of the event in a second monitoring message to the determined second network node.Type: GrantFiled: January 22, 2020Date of Patent: December 24, 2024Assignee: Telefonaktiebolaget LM Ericsson (Publ)Inventors: Jingrui Tao, Fengpei Zhang, Junjun Wang
-
Publication number: 20240411483Abstract: Methods, systems, and devices for unmap backlog in a memory system are described. A memory system may be configured to support receiving an unmap command from a host system and signaling, to the host system, an indication that the unmap command has been processed (e.g., handled, acknowledged). In response to the unmap command, the memory system may proceed with various unmap operations, which may include unmapping at least some of the associated addresses after indicating that the unmap command has been processed. For example, a memory system may implement an unmap backlog table to identify sections of addresses that are to be unmapped (e.g., after indicating that the unmap command has been processed). In some examples, the memory system may support various aspects of prioritization between unmap operations (e.g., background unmap operations) and other access operations such as read operations, write operations, or other access operations.Type: ApplicationFiled: June 20, 2024Publication date: December 12, 2024Inventors: Huachen Li, Xu Zhang, Xing Wang, Guan Zhong Wang, Tian Liang, Junjun Wang
-
Publication number: 20240394197Abstract: Methods, systems, and devices for flexible information compression at a memory system are described. For example, a memory system may compress information in a change log to reduce the frequency of transfers of one or more mappings between volatile memory and non-volatile memory. The memory system may compress information associated with a sequence of sequentially-indexed addresses by storing the information associated with those addresses at a pair of entries in the change log. The memory system may additionally switch between a first operating mode associated with identifying sequentially-indexed addresses and generating compressed entries, and a second operating mode associated with generating entries of the change log for each address received in commands.Type: ApplicationFiled: May 17, 2024Publication date: November 28, 2024Inventors: Yanming Liu, Zhenzhen Yang, Yi Heng Sun, Junjun Wang
-
Patent number: 12124367Abstract: Methods, systems, and devices for techniques for accessing managed not-AND (NAND) memory are described. An indicator of a first type that indicates whether each physical address in a group of physical addresses stores valid data may be accessed. Indicators of a second type may be used to indicate whether respective physical addresses of the group of physical addresses store valid data. Data stored at the group of physical addresses may be transferred to a different group of physical addresses based on the indicator of the first type. Also, another indicator of the first type that indicates whether each physical address in the different group of physical addresses stores valid data may be updated.Type: GrantFiled: December 7, 2020Date of Patent: October 22, 2024Assignee: Micron Technology, Inc.Inventors: Junjun Wang, Yi Heng Sun
-
Patent number: 12101183Abstract: Methods, systems, and devices for enhanced negative acknowledgment control (NAC) frame are described. A device may generate and communicate an enhanced NAC frame that includes additional error information to indicate to the device a cause for the error. The device may receive a data frame and determine an error condition associated with a set of layers of a protocol stack. The device may generate feedback indicating a cause for the determined error condition and transmit the feedback indicating the error cause. The feedback may be a NAC that includes a first quantity of bits configured for indicating an existence of an error and a second quantity of bits configured for indicating the error cause. A format of the NAC frame may include bits configured to identify multiple types of error causes associated with the different layers of the protocol stack.Type: GrantFiled: July 28, 2022Date of Patent: September 24, 2024Assignee: Micron Technology, Inc.Inventors: Zhanqiang Su, Junjun Wang
-
Publication number: 20240297928Abstract: Methods, systems, and devices for reset techniques for protocol layers of a memory system are described. A communications link may be established between a host system and the memory system. In some examples, the communications link may be based on one or more first parameters associated with a first protocol layer and one or more second parameters associated with a second protocol layer. The system may support communication (e.g., from the host system to the memory system) of an indication to reset the communications link, and the host system, the memory system, or both may reset the one or more first parameters based on communicating the indication to reset the communications link. The host system and memory system may attempt to reestablish the communications link based on resetting the one or more first parameters and maintaining the one or more second parameters.Type: ApplicationFiled: February 28, 2024Publication date: September 5, 2024Inventors: Junjun Wang, Zhanqiang Su
-
Patent number: 12039194Abstract: Methods, systems, and devices for unmap backlog in a memory system are described. A memory system may be configured to support receiving an unmap command from a host system and signaling, to the host system, an indication that the unmap command has been processed (e.g., handled, acknowledged). In response to the unmap command, the memory system may proceed with various unmap operations, which may include unmapping at least some of the associated addresses after indicating that the unmap command has been processed. For example, a memory system may implement an unmap backlog table to identify sections of addresses that are to be unmapped (e.g., after indicating that the unmap command has been processed). In some examples, the memory system may support various aspects of prioritization between unmap operations (e.g., background unmap operations) and other access operations such as read operations, write operations, or other access operations.Type: GrantFiled: August 25, 2020Date of Patent: July 16, 2024Assignee: Micron Technology, Inc.Inventors: Huachen Li, Xu Zhang, Xing Wang, Guan Zhong Wang, Tian Liang, Junjun Wang
-
Patent number: 12013789Abstract: Methods, systems, and devices for flexible information compression at a memory system are described. For example, a memory system may compress information in a change log to reduce the frequency of transfers of one or more mappings between volatile memory and non-volatile memory. The memory system may compress information associated with a sequence of sequentially-indexed addresses by storing the information associated with those addresses at a pair of entries in the change log. The memory system may additionally switch between a first operating mode associated with identifying sequentially-indexed addresses and generating compressed entries, and a second operating mode associated with generating entries of the change log for each address received in commands.Type: GrantFiled: December 22, 2021Date of Patent: June 18, 2024Assignee: Micron Technology, Inc.Inventors: Yanming Liu, Zhenzhen Yang, Yi Heng Sun, Junjun Wang
-
Publication number: 20240187003Abstract: A variety of applications can include a phase frequency detector structured to track the falling edges of two input signals to detect a phase difference between the two signals and to generate one or more signals that can be used to adjust one of the signals with respect to the other when the phase difference is greater than 180 degrees. The phase frequency detector can be implemented in a phase lock loop circuit to track the falling edges of a reference clock signal and the falling edge of a feedback signal. In response to detection of the phase difference between the reference clock signal and the feedback signal being greater than 180 degrees using the falling edges of these signals, the phase frequency detector can adjust its output signals to provide for recovery of a lock condition for the reference clock signal. Additional devices, systems, and methods are discussed.Type: ApplicationFiled: May 6, 2021Publication date: June 6, 2024Inventor: Junjun Wang
-
Publication number: 20240126685Abstract: Methods, systems, and devices for dynamic voltage supply for memory circuit are described. An apparatus may adjust a supply voltage based on a process corner and a temperature of the memory system. An apparatus may include a memory array and a controller. The controller may determine a first temperature of the apparatus is less than a first temperature threshold at a first time. The controller may transition a voltage supplied to the controller from a first voltage level to a second voltage level based on determining the first temperature is less than the first temperature threshold. The controller may determine a second temperature is greater than a second temperature threshold at a second time. The controller may transition the voltage supplied to the controller from the second voltage level to the first voltage level based on determining the second temperature is greater than the second temperature threshold.Type: ApplicationFiled: April 27, 2021Publication date: April 18, 2024Inventors: Hua Tan, Junjun Wang, De Hua Guo
-
Publication number: 20240039656Abstract: Methods, systems, and devices for enhanced negative acknowledgment control (NAC) frame are described. A device may generate and communicate an enhanced NAC frame that includes additional error information to indicate to the device a cause for the error. The device may receive a data frame and determine an error condition associated with a set of layers of a protocol stack. The device may generate feedback indicating a cause for the determined error condition and transmit the feedback indicating the error cause. The feedback may be a NAC that includes a first quantity of bits configured for indicating an existence of an error and a second quantity of bits configured for indicating the error cause. A format of the NAC frame may include bits configured to identify multiple types of error causes associated with the different layers of the protocol stack.Type: ApplicationFiled: July 28, 2022Publication date: February 1, 2024Inventors: Zhanqiang Su, Junjun Wang
-
Patent number: 11886266Abstract: Methods, systems, and devices for dynamic power control are described. In some examples, a memory device may be configured to adjust a first duration for transitioning power modes. For example, the memory device may be configured to operate in a first power mode, a second power mode, and a third power mode. When operating in a second power mode, the memory device may be configured to increase or decrease the first duration for transitioning to a third power mode based on a second duration between received commands. If no commands are received during the first duration, the memory device may transition from the second power mode to the third power mode.Type: GrantFiled: May 4, 2022Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Junjun Wang, Yanming Liu, Deping He, Hua Tan
-
Publication number: 20230342077Abstract: Methods, systems, and devices for unmap backlog in a memory system are described. A memory system may be configured to support receiving an unmap command from a host system and signaling, to the host system, an indication that the unmap command has been processed (e.g., handled, acknowledged). In response to the unmap command, the memory system may proceed with various unmap operations, which may include unmapping at least some of the associated addresses after indicating that the unmap command has been processed. For example, a memory system may implement an unmap backlog table to identify sections of addresses that are to be unmapped (e.g., after indicating that the unmap command has been processed). In some examples, the memory system may support various aspects of prioritization between unmap operations (e.g., background unmap operations) and other access operations such as read operations, write operations, or other access operations.Type: ApplicationFiled: August 25, 2020Publication date: October 26, 2023Inventors: Huachen Li, Xu Zhang, Xing Wang, Guan Zhong Wang, Tian Liang, Junjun Wang
-
Publication number: 20230297501Abstract: Methods, systems, and devices for techniques for accessing managed not-AND (NAND) memory are described. An indicator of a first type that indicates whether each physical address in a group of physical addresses stores valid data may be accessed. Indicators of a second type may be used to indicate whether respective physical addresses of the group of physical addresses store valid data. Data stored at the group of physical addresses may be transferred to a different group of physical addresses based on the indicator of the first type. Also, another indicator of the first type that indicates whether each physical address in the different group of physical addresses stores valid data may be updated.Type: ApplicationFiled: December 7, 2020Publication date: September 21, 2023Inventors: Junjun Wang, Yi Heng Sun
-
Publication number: 20230195646Abstract: Methods, systems, and devices for flexible information compression at a memory system are described. For example, a memory system may compress information in a change log to reduce the frequency of transfers of one or more mappings between volatile memory and non-volatile memory. The memory system may compress information associated with a sequence of sequentially-indexed addresses by storing the information associated with those addresses at a pair of entries in the change log. The memory system may additionally switch between a first operating mode associated with identifying sequentially-indexed addresses and generating compressed entries, and a second operating mode associated with generating entries of the change log for each address received in commands.Type: ApplicationFiled: December 22, 2021Publication date: June 22, 2023Inventors: Yanming Liu, Zhenzhen Yang, Yi Heng Sun, Junjun Wang
-
Publication number: 20230047573Abstract: The present disclosure provides a hairball remedy paste for cats, including collagen, sodium carboxymethylcellulose, bone glue, chicken liver powder, chicken meal, edible oil, fructooligosaccharide, hydrolyzed fish protein powder, maltitol, Saccharomyces cerevisiae extract, glycerol, barley seedling powder, vitamin nano-liposomes, protein chelated mineral, potassium iodide, taurine, and water. The hairball remedy paste for cats does not contain mineral oil, and does not affect the absorption of nutrient substances by intestines and stomach after long-term use. Through the synergistic effect of edible oil, fructooligosaccharide, and barley seedling powder, it is conducive to help cats to discharge hairs in intestines and stomach through feces, which can effectively prevent the occurrence of the trichobezoar and improve the constipation of cats.Type: ApplicationFiled: October 20, 2021Publication date: February 16, 2023Inventors: Ruili LIU, Minhong LI, Yueqi ZHENG, Junjun WANG
-
Publication number: 20220397953Abstract: Methods, systems, and devices for dynamic power control are described. In some examples, a memory device may be configured to adjust a first duration for transitioning power modes. For example, the memory device may be configured to operate in a first power mode, a second power mode, and a third power mode. When operating in a second power mode, the memory device may be configured to increase or decrease the first duration for transitioning to a third power mode based on a second duration between received commands. If no commands are received during the first duration, the memory device may transition from the second power mode to the third power mode.Type: ApplicationFiled: May 4, 2022Publication date: December 15, 2022Inventors: Junjun Wang, Yanming Liu, Deping He, Hua Tan
-
Publication number: 20220141648Abstract: A network exposure node receives a reference identity for the network exposure node in a first monitoring message from a first network node. The network exposure node further retrieves, based on the reference identity for the network exposure node, an identity list of one or more subscriber UEs, which subscribed to monitoring of an event, and configuration information for the one or more subscriber UEs, which are stored in the network exposure node. The network exposure node then determines, based on the identity list and the configuration information, a second network node associated with a subscriber UE in the identity list. Next, the network exposure node transmits a report for the monitoring of the event in a second monitoring message to the determined second network node.Type: ApplicationFiled: January 22, 2020Publication date: May 5, 2022Inventors: Jingrui Tao, Fengpei Zhang, Junjun Wang
-
Patent number: 11277873Abstract: A method (400) in an SCEF node for facilitating non-IP UE-to-UE communications is provided. The method (400) includes: receiving (420) from a first MME/SGSN associated with a source UE a Create SCEF Connection Request containing an identity of the source UE and an identity of a destination UE; receiving (430) from the first MME/SGSN an MO NIDD Submit Request containing the identity of the source UE and a non-IP data from the source UE; and transmitting (440) an MT NIDD Submit Request containing the non-IP data to a second MME/SGSN associated with the destination UE.Type: GrantFiled: June 8, 2018Date of Patent: March 15, 2022Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Junjun Wang, Jingrui Tao
-
Publication number: 20210368558Abstract: A method (400) in an SCEF node for facilitating non-IP UE-to-UE communications is provided. The method (400) includes: receiving (420) from a first MME/SGSN associated with a source UE a Create SCEF Connection Request containing an identity of the source UE and an identity of a destination UE; receiving (430) from the first MME/SGSN an MO NIDD Submit Request containing the identity of the source UE and a non-IP data from the source UE; and transmitting (440) an MT NIDD Submit Request containing the non-IP data to a second MME/SGSN associated with the destination UE.Type: ApplicationFiled: June 8, 2018Publication date: November 25, 2021Inventors: Junjun Wang, Jingrui Tao