Abstract: A plurality of different fault locating functions are provided in a communication system comprising a plurality of terminals connected to a data transmission channel. The functions are at different levels, respectively, ranging from a level for rapid fault location to a level for reliable and sure fault location. Upon detection of an occurrence of a fault, one fault locating function is performed. If the fault is not located accurately located, another fault locating function of a level for more reliable is performed, thus the functions are performed sequentially in the order from the level for rapid location to the level for more deliberate and reliable location. Preferably, the channel is reconfigured to avoid the fault, according to the fault located by the functions of the respective levels. With this arrangement, a fault which does most possibly occur can be located quickly, while another fault difficult to locate can be located accurately.

Abstract: Method and apparatus for instruction restart processing in a microprogram-controlled data processing apparatus, wherein, in restarting an instruction execution after instruction suspension, the internal information of the data processing apparatus at the time of instruction execution suspension is saved in a memory, and after a suspension cause removal process performed the saved internal information is recovered. A check point address associated with the address of a currently executing microprogram is stored in accordance with a designation by the microprogram. After a suspension causes removal process is performed, the execution of the instruction restarts using the check point address. If a check point address has not been stored after the suspension cause removal process is performed, the execution of the instruction restarts from a read operation of the suspended instruction from the main storage.

Abstract: Method and apparatus for instruction restart processing in a microprogram - controlled data processing apparatus, wherein, in restarting an instruction execution after instruction suspension, the internal information of the data processing apparatus at the time of instruction execution suspension is saved in a memory, and after a suspension cause removal process performed the saved internal information is recovered. A check point address associated with the address of a currently executing microprogram is stored in accordance with a designation by the microprogram. After a suspension causes removal process is performed, the execution of the instruction restarts using the check point address. If a check point address has not been stored after the suspension cause removal process is performed, the execution of the instruction restarts from a read operation of the suspended instruction from the main storage.

Abstract: A housing for accomodating an electronic apparatus including heat-generating parts, in which the surface of a cooling air inlet port in the front or rear side of the housing is formed in arcuate fashion and recessed as viewed from the interior of the housing. As a result, the velocity of air introduced is remarkably reduced thereby improving the heat radiation of the housing.

Abstract: In a vector processor including pipeline processors and means for synchronously controlling each component, there is provided an FIFO memory for temporarily storing the output of each pipeline processor and for outputting the stored data, in the order of storing, to at least one of the pipeline processors. Since intermediate result of operation is temporarily stored in the FIFO memory, a simple microprogram can be used and thus the capacity of the memory for microprogram can be reduced even if the successive intermediate results for calculation of vector elements are overlapped within the loop of the microprogram.

Abstract: A multicomputer system having dual common memories in which specified address areas are set within the common memories. The specified address areas are accessible irrespective of whether a CPU is in an online mode or a debug mode, while any area other than the specified address areas is accessible only when the function mode of the common memory is in agreement with the access mode of the CPU. In correspondence with each CPU, addresses to be used by the CPU are divided into a plurality of groups of addresses, and the access modes are set for the respective address groups.

Abstract: A loop transmission system having a plurality of data processor connected through respective transmission station with a common loop transmission line is disclosed. This system has a concentrator connected with a plurality of transmission stations through respective loop transmission lines. The concentrator changes the order of connection said loop transmission lines thereby to change the order of connected of said transmission stations on said loop transmission lines.

Abstract: A CRT picture display apparatus of the raster scan type comprises a cathode ray tube for raster scanning, a horizontal deflection circuit for supplying a horizontal deflection current to a horizontal deflection coil of the CRT, a vertical deflection circuit for supplying a vertical deflection current to a vertical deflection coil of the CRT, and a display data generator for supplying data to be displayed to the CRT.

Abstract: In a floating point digital differential analyzer, multiplication and division of constants are carried out by an adder which truncates a summation SDY.sub.i of l secondary increments calculated by ##EQU1## into a third increment having an n-bit mantissa including a sign bit, and an integrator for carrying out an integration ofR.sub.i :=R.sub.i-1 +Y.sub.i .multidot..DELTA.X.sub.i -.DELTA.Z.sub.iirrespective of a value of a first increment .DELTA.X.sub.i to generate .DELTA.Z.sub.i from R.sub.i.

Abstract: A central processing unit for executing instructions of variable length in which an operand specifier for specifying the addressing mode of an operand is independent of an operation code for ascertaining the kind of an operation and the number of operands. Each operand specifier is formed of one or more data bytes, and has a stop bit flag indicating whether or not the particular operand specifier is the last operand specifier. By adding the stop bit flag, the operand specifier can be shared, and different processing can be executed with an identical operation code. In a case where, when operation code decoding means has provided an output indicative of the last operand, the stop bit flat is not detected in the corresponding operand specifier, the corresponding instruction is detected as an error.

Abstract: In a multiprocessor system having a main memory and a plurality of processors connected through common address bus, data bus and answer bus for data transfer, a data transmission apparatus is provided for each of the main memory and the processors and includes bus request control lines for transferring bus request signals and bus control signals, and a bus controller for separately controlling selections of the address bus, the data bus and the answer bus in response to the signals on the bus request control lines and the request signal. Overlapped processing such as data write and data write answer or data read and data read answer in one cycle is possible.

Abstract: A data processing system for supporting a virtual memory is disclosed. Prior to the start of main memory write operation, a processor checks to see if a store buffer has a vacant area to store data to be written into a main memory to execute a current instruction. If a page fault occurs during the main memory write operation, the processor continues to store the subsequent write data for the current instruction and the corresponding virtual or logical addresses in the store buffer to complete execution of the current instruction.

Abstract: In order to deliver an input signal of each operation cycle after a desired time delay, there are disposed data memory means for storing the input signal, counter means for appointing write addresses of the data memory means, and address memory means for appointing read addresses of the data memory means. The address memory means is divided into partial memory areas equal in number to time delay elements, whereupon while sampling the input signal at a predetermined sampling period and changing the count value of the counter means one by one for each of the desired time delay elements at each sampling point, the variations of the input signal in a sampling interval between the particular sampling point and the adjacent sampling point are successively written into the memory means.

Abstract: A virtual storage data processing system having an address translation unit shared by a plurality of processors, located in a memory control unit connected to a main memory is disclosed. One of the plurality of processors is a job processor which accesses the main memory with a virtual address to execute an instruction and includes a cache memory which is accessed with a virtual address. One of the plurality of processors is a file processor which accesses the main memory with a virtual address to transfer data between the main memory and an external memory. The cache memory receives the virtual address when the file processor writes to the main memory and if it contains a data block corresponding to the virtual address, it invalidates the corresponding data block. The address translation unit translates the address differently for the access from the file processor and the accesses from other processors.

Abstract: A central station and a plurality of transmission stations are connected in cascade by a serial transmission line, and constitute a looped data highway system. The central station controls the whole system. The system allows the transmission station having a data signal transmission request to send out a data signal by means of a normal polling signal, but only the station having sent out the data signal by means of the preceding normal polling signal is allowed to send out the data signal again in response to a retry polling signal.

Abstract: Disclosed is an optical switch of the rotary-type in which a pair of opposing optical transmission path mounting members are disposed on the same axis.A plurality of junction faces of optical transmission paths disposed on the respective opposing plane portions of the mounting members along phantom circles which are opposite to each other and concentric with the pair of mounting members respectively with respect to the axis so that the junction faces on the respective plane portions are capable of being correspondingly opposite to each other.When the pair of the mounting members are relatively rotated about the axis, the facing mates of the opposing junction faces of the optical transmission paths are changed over to switch the optical transmission paths.In the case where an optical path relay member is interposed between the pair of the optical transmission path mounting members, the optical transmission paths can be switched by only the rotation of the optical path relay member.

Abstract: In a convergence distortion correction method and apparatus for raster-scanned color CRT having a dynamic convergence magnet assembly, the CRT display screen is divided into a plurality of zones. A digital memory is provided with a data storage field and a flag bit field at each address. Addresses of the zones are generated by means of a sync signal regenerated from an input video signal. First, the addresses of zones to be subjected to the adjustment of convergence distortion are selected to set flags in the flag bit fields of the digital memory at its addresses specified by the selected zone addresses. Then, by referring to the flags, guide patterns are displayed on the selected zones and are used to adjust the convergence distortions in those zones. Preferably, one of the displayed guide patterns is flickered. Correction data based on the results of the adjustment are stored in the data storage fields of the digital memory at the corresponding addresses.

Abstract: A digital differential analyzer (DDA) is connected through a direct memory access bus (DMA bus) to a host processor so as to receive an operation defining parameter and data, thereby to process a differential analysis as a digital operation.The DDA has mainly an arithmetic processor for DDA operation, and a control processor for performing the control concerning DMA to the host processor and the start and end control of the DDA operation which is performed by the arithmetic processor. This DDA decreases the amount of program to be processed by the host processor.

Abstract: A printed circuit board loaded with an electronic circuit and constructed to be capable of being inserted in and withdrawn from a bus line on on-line status, in which the input to or the output from the printed circuit board is locked out in response to the presence of two conditions, one is the presence of a demand for insertion or withdrawal of the printed circuit board on on-line status and the other is the presence of such a condition that no information exchange is being made between the printed circuit board and other unit connected with the bus line, thereby releasing the electrical connection between the bus line and the printed circuit board so that the printed circuit board can now be inserted in or withdrawn from the bus line on on-line status.

Abstract: A loop type data highway system in which a plurality of data transmission control stations (abbreviated hereinafter as stations) are connected to a single loop transmission line for data transmission and reception between any desired ones. A transmit station transmitting data makes a compare check to compare successive predetermined unit lengths of the transmitted data with the corresponding ones of the data returning after travelling round the loop, thereby detecting an error occurring during the data transmission when non-coincidence exists therebetween. A receive station receiving the data monitors the number of data words to be received, thereby detecting an error occurring during the data transmission when a data transmission end signal is detected prior to arrival of all the data words. Upon detection of the error occurring during the data transmission, the transmit station transmits the data transmission end signal to the receive station to inform the receive station of occurrence of the error.