Patents by Inventor K. R. Udayakumar
K. R. Udayakumar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090233382Abstract: One aspect of the invention relates to a method of manufacturing an integrated circuit comprising forming an array of ferroelectric memory cells on a semiconductor substrate, heating the substrate to a temperature near a Curie temperature of the ferroelectric cores, and subjecting the substrate to a temperature program, whereby thermally induced stresses on the ferroelectric cores cause a switched polarization of the cores to increase by at least about 25% as the cores cool to about room temperature. Embodiments of the invention include metal filled vias of expanded cross-section above and below the ferroelectric cores, which increase the thermal stresses on the ferroelectric cores during cooling.Type: ApplicationFiled: May 26, 2009Publication date: September 17, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Theodore S. Moise, IV, Scott R. Summerfelt, K.R. Udayakumar
-
Publication number: 20080303141Abstract: The present invention provides a method for etching a substrate, a method for forming an integrated circuit, an integrated circuit formed using the method, and an integrated circuit. The method for etching a substrate includes, among other steps, providing a substrate 140 having an aluminum oxide etch stop layer 130 located thereunder, and then etching an opening 150, 155, in the substrate 140 using an etchant comprising carbon oxide, a fluorocarbon, an etch rate modulator, and an inert carrier gas, wherein a flow rate of the carbon oxide is greater than about 80 sccm and the etchant is selective to the aluminum oxide etch stop layer 130. The aluminum oxide etch stop layer may also be used in the back-end of advanced CMOS processes as a via etch stop layer.Type: ApplicationFiled: June 12, 2008Publication date: December 11, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: K.R. Udayakumar, Ted S. Moise, Scott R. Summerfelt, Martin G. Albrecht, William W. Dostalik, JR., Francis G. Celii
-
Patent number: 7183602Abstract: Hydrogen barriers and fabrication methods are provided for protecting ferroelectric capacitors (CFE) from hydrogen diffusion in semiconductor devices (102), wherein nitrided aluminum oxide (N—AlOx) is formed over a ferroelectric capacitor (CFE), and one or more silicon nitride layers (112, 117) are formed over the nitrided aluminum oxide (N—AlOx). Hydrogen barriers are also provided in which an aluminum oxide (AlOx, N—AlOx) is formed over the ferroelectric capacitors (CFE), with two or more silicon nitride layers (112, 117) formed over the aluminum oxide (AlOx, N—AlOx), wherein the second silicon nitride layer (112) comprises a low silicon-hydrogen SiN material.Type: GrantFiled: January 11, 2005Date of Patent: February 27, 2007Assignee: Texas Instruments IncorporatedInventors: K. R. Udayakumar, Theodore S. Moise, Scott R. Summerfelt
-
Patent number: 7019352Abstract: Semiconductor devices and fabrication methods are disclosed, in which one or more low silicon-hydrogen SiN barriers are provided to inhibit hydrogen diffusion into ferroelectric capacitors and into transistor gate dielectric interface areas. The barriers may be used as etch stop layers in various levels of the semiconductor device structure above and/or below the level at which the ferroelectric capacitors are formed so as to reduce the hydrogen related degradation of the switched polarization properties of the ferroelectric capacitors and to reduce negative bias temperature instability in the device transistors.Type: GrantFiled: August 7, 2003Date of Patent: March 28, 2006Assignee: Texas Instruments IncorporatedInventors: K. R. Udayakumar, Martin G. Albrecht, Theodore S. Moise, Scott R. Summerfelt, Sarah I. Hartwig
-
Patent number: 6984857Abstract: Semiconductor devices and fabrication methods are presented, in which a hydrogen barrier is provided above a ferroelectric capacitor to prevent degradation of the ferroelectric material during back-end manufacturing processes employing hydrogen. The hydrogen barrier comprises silicon rich silicon oxide or amorphous silicon, which can be used in combination with an aluminum oxide layer to inhibit diffusion of process-related hydrogen into the ferroelectric capacitor layer.Type: GrantFiled: July 16, 2003Date of Patent: January 10, 2006Assignee: Texas Instruments IncorporatedInventors: K. R. Udayakumar, Martin G. Albrecht, Theodore S. Moise, IV, Scott R. Summerfelt, Sanjeev Aggarwal, Jeff L. Large
-
Patent number: 6982448Abstract: Hydrogen barriers and fabrication methods are provided for protecting ferroelectric capacitors (CFE) from hydrogen diffusion in semiconductor devices (102), wherein nitrided aluminum oxide (N—AlOx) is formed over a ferroelectric capacitor (CFE), and one or more silicon nitride layers (112, 117) are formed over the nitrided aluminum oxide (N—AlOx). Hydrogen barriers are also provided in which an aluminum oxide (AlOx, N—AlOx) is formed over the ferroelectric capacitors (CFE), with two or more silicon nitride layers (112, 117) formed over the aluminum oxide (AlOx, N—AlOx), wherein the second silicon nitride layer (112) comprises a low silicon-hydrogen SiN material.Type: GrantFiled: March 18, 2004Date of Patent: January 3, 2006Assignee: Texas Instruments IncorporatedInventors: K. R. Udayakumar, Theodore S. Moise, Scott R. Summerfelt
-
Publication number: 20050230725Abstract: The present invention provides a ferroelectric capacitor, a method for manufacture therefor, and a ferroelectric random access memory (FeRAM) device. The ferroelectric capacitor (100), among other elements, may include a first electrode layer (162) located over a substrate (110), wherein the first electrode layer (162) includes iridium, and an oxide electrode template (164) located over the first electrode layer (162). The ferroelectric capacitor (100) may further include a ferroelectric dielectric layer (165) located over the oxide electrode template (164), and a second electrode layer (170) located over the ferroelectric dielectric layer (165).Type: ApplicationFiled: April 20, 2004Publication date: October 20, 2005Applicant: Texas Instruments IncorporatedInventors: Sanjeev Aggarwal, K.R. Udayakumar, Scott Summerfelt
-
Publication number: 20050145908Abstract: One aspect of the invention relates to a method of manufacturing an integrated circuit comprising forming an array of ferroelectric memory cells on a semiconductor substrate, heating the substrate to a temperature near a Curie temperature of the ferroelectric cores, and subjecting the substrate to a temperature program, whereby thermally induced stresses on the ferroelectric cores cause a switched polarization of the cores to increase by at least about 25% as the cores cool to about room temperature. Embodiments of the invention include metal filled vias of expanded cross-section above and below the ferroelectric cores, which increase the thermal stresses on the ferroelectic cores during cooling.Type: ApplicationFiled: December 30, 2003Publication date: July 7, 2005Inventors: Theodore Moise, Scott Summerfelt, K.R. Udayakumar
-
Publication number: 20050112898Abstract: The present invention provides a method for etching a substrate, a method for forming an integrated circuit, an integrated circuit formed using the method, and an integrated circuit. The method for etching a substrate includes, among other steps, providing a substrate 140 having an aluminum oxide etch stop layer 130 located thereunder, and then etching an opening 150, 155, in the substrate 140 using an etchant comprising carbon oxide, a fluorocarbon, an etch rate modulator, and an inert carrier gas, wherein a flow rate of the carbon oxide is greater than about 80 sccm and the etchant is selective to the aluminum oxide etch stop layer 130. The aluminum oxide etch stop layer may also be used in the back-end of advanced CMOS processes as a via etch stop layer.Type: ApplicationFiled: November 25, 2003Publication date: May 26, 2005Applicant: Texas Instruments, IncorporatedInventors: K.R. Udayakumar, Ted Moise, Scott Summerfelt, Martin Albrecht, William Dostalik, Francis Celii
-
Patent number: 6876021Abstract: The present invention forms sidewall diffusion barrier layer(s) that mitigate hydrogen contamination of ferroelectric capacitors. Sidewall diffusion barrier layer(s) of the present invention are formed via a physical vapor deposition process at a low temperature. By so doing, the sidewall diffusion barrier layer(s) are substantially amorphous and provide superior protection against hydrogen diffusion than conventional and/or crystalline sidewall diffusion barrier layers.Type: GrantFiled: November 25, 2002Date of Patent: April 5, 2005Assignee: Texas Instruments IncorporatedInventors: J. Scott Martin, Scott R. Summerfelt, Theodore S. Moise, Kelly J. Taylor, Luigi Colombo, Sanjeev Aggarwal, Sirisha Kuchimanchi, K. R. Udayakumar, Lindsey Hall
-
Patent number: 6856534Abstract: Apparatus and methods are described for a multi-level FeRAM memory device. Using write and read circuits associated with the memory device, multiple data states may be written to and read from the ferroelectric memory device which are associated with a single polarization direction, thereby allowing for a single cell to contain more than one bit of data.Type: GrantFiled: September 30, 2002Date of Patent: February 15, 2005Assignee: Texas Instruments IncorporatedInventors: John Anthony Rodriguez, K. R. Udayakumar
-
Patent number: 6841396Abstract: A ferroelectric memory device comprises a logic programmable capacitance reference circuit. The circuit is adapted to generate a reference voltage during a sense mode of operation, wherein the reference voltage comprises a value that is a function of one more memory conditions. The memory device further comprises a bit line pair, wherein a first bit line of the bit line pair has a ferroelectric capacitor coupled thereof for sensing thereof, and a second bit line of the bit line pair is coupled to the reference voltage. A sense circuit is coupled to the bit line pair and is configured to detect a data state associated with the ferroelectric capacitor using a voltage associated with the first bit line and reference voltage on the second bit line.Type: GrantFiled: May 19, 2003Date of Patent: January 11, 2005Assignee: Texas Instruments IncorporatedInventors: Francis Gabriel Celii, K. R. Udayakumar, Scott R. Summerfelt, Theodore S. Moise
-
Publication number: 20040233744Abstract: Apparatus and methods are described for a multi-level FeRAM memory device. Using write and read circuits associated with the memory device, multiple data states may be written to and read from the ferroelectric memory device which are associated with a single polarization direction, thereby allowing for a single cell to contain more than one bit of data.Type: ApplicationFiled: June 28, 2004Publication date: November 25, 2004Inventors: John Anthony Rodriguez, K.R. Udayakumar
-
Publication number: 20040235259Abstract: A ferroelectric memory device is disclosed and comprises a logic programmable capacitance reference circuit. The circuit is adapted to generate a reference voltage during a sense mode of operation, wherein the reference voltage comprises a value that is a function of one or more memory conditions. The memory device further comprises a bit line pair, wherein a first bit line of the bit line pair has a ferroelectric capacitor coupled thereto for sensing thereof, and a second bit line of the bit line pair is coupled to the reference voltage. A sense circuit is coupled to the bit line pair and is configured to detect a data state associated with the ferroelectric capacitor using a voltage associated with the first bit line and the reference voltage on the second bit line.Type: ApplicationFiled: May 19, 2003Publication date: November 25, 2004Inventors: Francis Gabriel Celii, K. R. Udayakumar, Scott R. Summerfelt, Theodore S. Moise
-
Patent number: 6802987Abstract: Ferroelectric materials useful in monolithic uncooled infrared imaging use Ca and Sn substitutions in PbTiO3 and also have alternatives with dopants such as Dy, Ho, Bi, Ce, and Fe. The ferroelectrics may also be used in non-volatile integrated circuit memories.Type: GrantFiled: October 21, 1999Date of Patent: October 12, 2004Assignee: Texas Instruments IncorporatedInventors: K R Udayakumar, Howard R. Beratan, Charles M. Hanson
-
Publication number: 20040099893Abstract: The present invention forms sidewall diffusion barrier layer(s) that mitigate hydrogen contamination of ferroelectric capacitors. Sidewall diffusion barrier layer(s) of the present invention are formed via a physical vapor deposition process at a low temperature. By so doing, the sidewall diffusion barrier layer(s) are substantially amorphous and provide superior protection against hydrogen diffusion than conventional and/or crystalline sidewall diffusion barrier layers.Type: ApplicationFiled: November 25, 2002Publication date: May 27, 2004Inventors: J. Scott Martin, Scott R. Summerfelt, Theodore S. Moise, Kelly J. Taylor, Luigi Colombo, Sanjeev Aggarwal, Sirisha Kuchimanchi, K. R. Udayakumar, Lindsey Hall
-
Publication number: 20040062071Abstract: Apparatus and methods are described for a multi-level FeRAM memory device. Using write and read circuits associated with the memory device, multiple data states may be written to and read from the ferroelectric memory device which are associated with a single polarization direction, thereby allowing for a single cell to contain more than one bit of data.Type: ApplicationFiled: September 30, 2002Publication date: April 1, 2004Inventors: John Anthony Rodriguez, K. R. Udayakumar