Patents by Inventor Kai Yen
Kai Yen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160020775Abstract: A phase-locked loop (PLL) is provided. The PLL comprises a clock adjuster configured to receive an initial clock signal having an initial frequency and a mode control signal. The clock adjuster is configured to modify the initial clock signal into a modified clock signal based on the mode control signal. The PLL is configured such that a loop bandwidth is equal to a specified bandwidth. When the modified clock signal is changed, a loop gain of a loop filter is adjusted such that the loop bandwidth is substantially equal to the specified bandwidth. When the modified clock signal is changed, an oscillator tuning word (OTW) signal is modified into a normalized OTW signal such that the loop bandwidth is substantially equal to the specified bandwidth.Type: ApplicationFiled: July 16, 2014Publication date: January 21, 2016Inventors: Feng Wei Kuo, Kuang-Kai Yen, Huan-Neng Chen, Lee Tsung Hsiung, Chewn-Pu Jou, Robert Bogdan Staszewski
-
Publication number: 20160020776Abstract: A phase-locked loop (PLL) is provided. The PLL comprises a dithering circuit that is configured to receive a second tuning signal, and dither the second tuning signal to generate a dither signal to decrease a magnitude of a spur of the PLL. The dither signal is used by a digitally controlled oscillator (DCO) to generate an output signal of the PLL. Operation of the dithering circuit is controlled using a spur-cancel control circuit. The spur-cancel control circuit receives a frequency command word (FCW) signal and determines a value of an enable signal based on the FCW signal. In some embodiments, the dithering circuit dithers the second tuning signal based on the enable signal.Type: ApplicationFiled: July 18, 2014Publication date: January 21, 2016Inventors: Feng Wei Kuo, Kuang-Kai Yen, Huan-Neng Chen, Lee Tsung Hsiung, Chewn-Pu Jou, Robert Bogdan Staszewski
-
Publication number: 20150323589Abstract: A composite integrated circuit (IC) includes a first circuit layer, a second circuit layer having a first chip and a second chip, and a first wireless power transfer (WPT) device in the first chip or the first circuit layer. The first WPT device generates a power supply voltage by extracting energy from an electromagnetic signal. A first tracking circuit in the second chip or the first circuit layer is powered by the power supply voltage from the first WPT device and stores or outputs tracking data in response to an instruction extracted from the electromagnetic signal.Type: ApplicationFiled: July 20, 2015Publication date: November 12, 2015Inventors: Min-Jer Wang, Ching-Nen PENG, Chewn-Pu JOU, Feng Wei KUO, Hao CHEN, Hung-Chih LIN, Huan-Neng CHEN, Kuang-Kai YEN, Ming-Chieh LIU, Tsung-Hsiung LEE
-
Patent number: 9160351Abstract: A phase-locked loop circuit, a phase converter module thereof and a phase-locked controlling method are disclosed herein. The phase converter module is suitable for a phase-locked loop circuit including a digitally-controlled oscillator (DCO) for generating an oscillator output signal and a divider for converting the oscillator output signal into N-phased oscillator output signals. The phase converter module includes a period extender, a phase finder and a time-to-digital converter. The period extender is configured for extending the N-phased oscillator output signals into M*N-phased oscillator output signals corresponding to M oscillation period of the digitally-controlled oscillator. The phase finder is configured for sampling the oscillator output signal with the M*N-phased oscillator output signals to calculate an estimated value of the fractional phase part. The time-to-digital converter is configured to calculate a precise value of the fractional phase part within one sub-period.Type: GrantFiled: June 30, 2014Date of Patent: October 13, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Huan-Neng Chen, Kuang-Kai Yen, Feng-Wei Kuo, Hsien-Yuan Liao, Tsung-Hsiung Lee, Chewn-Pu Jou, Robert Bogdan Staszewski
-
Patent number: 9098757Abstract: A semiconductor wafer includes a plurality of dies. Each of the plurality of dies includes a radio frequency identification (RFID) tag circuit and a coil. The RFID tag circuit includes a tag core, an RF front-end circuit, an ID decoder, a comparator and conductive line for a unique ID. The RF front-end circuit is configured to receive electromagnetic signals through the coil in each of the plurality of dies and to convert the received electromagnetic signals into commands. The ID decoder is configured to receive the commands and to generate an expect ID. The comparator is configured to compare the unique ID with the expect ID to generate a comparison result. The comparison result is arranged to decide if the tag core is configured to receive commands.Type: GrantFiled: June 25, 2013Date of Patent: August 4, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Hsiung Lee, Kuang-Kai Yen, Shi-Hung Wang, Yung-Hsu Chuang, Huan-Neng Chen, Wei-Li Chen, Shih-Hung Lan, Yi-Hsuan Liu, Fan-Ming Kuo, Hsieh-Hung Hsieh, Chewn-Pu Jou, Fu-Lung Hsueh
-
Patent number: 9086452Abstract: A three-dimensional integrated circuit (3DIC) and wireless information access methods thereof are provided. The proposed 3DIC includes a semiconductor structure, and a wireless power device (WPD) formed on the semiconductor structure for wirelessly receiving a power for operating a function selected from a group consisting of probing the semiconductor structure, testing the semiconductor structure and accessing a first information from the semiconductor structure.Type: GrantFiled: August 10, 2012Date of Patent: July 21, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mill-Jer Wang, Chewn-Pu Jou, Ching-Nen Peng, Huan-Neng Chen, Hung-Chih Lin, Kuang Kai Yen, Hao Chen, Feng Wei Kuo, Ming-Chieh Liu, Tsung-Hsiung Li
-
Publication number: 20150116018Abstract: A phase-locked loop circuit, a phase converter module thereof and a phase-locked controlling method are disclosed herein. The phase converter module is suitable for a phase-locked loop circuit including a digitally-controlled oscillator (DCO) for generating an oscillator output signal and a divider for converting the oscillator output signal into N-phased oscillator output signals. The phase converter module includes a period extender, a phase finder and a time-to-digital converter. The period extender is configured for extending the N-phased oscillator output signals into M*N-phased oscillator output signals corresponding to M oscillation period of the digitally-controlled oscillator. The phase finder is configured for sampling the oscillator output signal with the M*N-phased oscillator output signals to calculate an estimated value of the fractional phase part. The time-to-digital converter is configured to calculate a precise value of the fractional phase part within one sub-period.Type: ApplicationFiled: June 30, 2014Publication date: April 30, 2015Inventors: Huan-Neng CHEN, Kuang-Kai YEN, Feng-Wei KUO, Hsien-Yuan LIAO, Tsung-Hsiung LEE, Chewn-Pu JOU, Robert Bogdan STASZEWSKI
-
Patent number: 8884670Abstract: One or more techniques or systems for locking a phase locked loop (PLL) are provided herein. In some embodiments, a multi-phase time-to-digital converter (TDC) includes a first phase finder, a phase predictor, a second phase finder, and a phase switch. For example, the first phase finder is configured to generate a first fractional phase signal based on a multi-phase variable clock (CKV) signal. For example, the phase predictor is configured to generate a phase select (QSEL) signal or a multi-phase CKV select (CKVSEL) signal based on a frequency command word (FCW) signal or the multi-phase CKV signal. For example, the second phase finder is configured to generate a second fractional phase signal based on the CKVSEL signal or the QSEL signal. For example, the phase switch is configured to select the first or second fractional phase signal based on a phase error (PHE) signal.Type: GrantFiled: November 25, 2013Date of Patent: November 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kuang-Kai Yen, Feng Wei Kuo, Huan-Neng Chen, Lee Tsung Hsiung, Hsien-Yuan Liao, Robert Bogdan Staszewski, Chewn-Pu Jou
-
Publication number: 20140258567Abstract: A data transmission circuit applied to a universal serial bus (USB) system includes a memory, a direct memory access (DMA) engine and a USB controller. The memory is arranged for receiving and storing external data. The DMA engine is coupled to the memory, and arranged for controlling data retrieved from the memory. The USB controller is coupled to the DMA engine, and arranged for receiving data from the DMA engine and for transmitting the received data to a host. When the memory the stored data volume reaches a first threshold, the DMA engine starts continuously fetching data from the memory and transmitting it to the USB controller, until the data volume fetched by the DMA engine reaches a second threshold, or there is no data left in the memory. The second threshold is greater than the first threshold.Type: ApplicationFiled: October 22, 2013Publication date: September 11, 2014Applicant: Realtek Semiconductor Corp.Inventors: Lin-Hung Chen, Tao-Chun Wang, Yu-Kai Yen, Hung-Tai Chen
-
Patent number: 8816735Abstract: A phase-locked loop circuit, a phase converter module thereof and a phase-locked controlling method are disclosed herein. The phase converter module is suitable for a phase-locked loop circuit including a digitally-controlled oscillator (DCO) for generating an oscillator output signal and a divider for converting the oscillator output signal into N-phased oscillator output signals. The phase converter module includes a phase finder and a time-to-digital converter. The phase finder is configured for sampling the oscillator output signal with the N-phased oscillator output signals to calculate an estimated value of a fractional phase part. One oscillation period of the digitally-controlled oscillator is divided into N sub-periods. The time-to-digital converter is configured for sampling one of the N-phased oscillator output signals with a reference-frequency signal to calculate a precise value of the fractional phase part within one sub-period.Type: GrantFiled: October 24, 2013Date of Patent: August 26, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Huan-Neng Chen, Kuang-Kai Yen, Feng-Wei Kuo, Hsien-Yuan Liao, Tsung-Hsiung Lee, Chewn-Pu Jou
-
Publication number: 20140210528Abstract: One or more techniques or systems for locking a phase locked loop (PLL) are provided herein. In some embodiments, a multi-phase time-to-digital converter (TDC) includes a first phase finder, a phase predictor, a second phase finder, and a phase switch. For example, the first phase finder is configured to generate a first fractional phase signal based on a multi-phase variable clock (CKV) signal. For example, the phase predictor is configured to generate a phase select (QSEL) signal or a multi-phase CKV select (CKVSEL) signal based on a frequency command word (FCW) signal or the multi-phase CKV signal. For example, the second phase finder is configured to generate a second fractional phase signal based on the CKVSEL signal or the QSEL signal. For example, the phase switch is configured to select the first or second fractional phase signal based on a phase error (PHE) signal.Type: ApplicationFiled: November 25, 2013Publication date: July 31, 2014Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kuang-Kai Yen, Feng Wei Kuo, Huan-Neng Chen, Lee Tsung Hsiung, Hsien-Yuan Liao, Robert Bogdan Staszewski, Chewn-Pu Jou
-
Publication number: 20140184296Abstract: The present disclosure relates to a device and method to reduce the dynamic/static power consumption of an MCML logic device. In order to retain register contents during power off mode, an MCML retention latch and flip-flop are disclosed. Retention Latch circuits in MCML architecture are used to retain critical register contents during power off mode, wherein combination logic including clock buffers on the clock tree paths are powered off to reduce dynamic/static power consumption. The MCML retention flip-flop comprises a master latch and a slave latch, wherein a power switch is added to the master latch to power the master latch off during power off mode. The slave latch includes pull-down circuits that remain active to enable the slave latch to retain data at a proper voltage level during power off mode. Other devices and methods are also disclosed.Type: ApplicationFiled: December 27, 2012Publication date: July 3, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Hsiung Lee, Shi-Hung Wang, Kuang-Kai Yen, Wei-Li Chen, Yung-Hsu Chuang, Shih-Hung Lan, Fan-Ming Kuo, Chewn-Pu Jou, Fu-Lung Hsueh
-
Publication number: 20140145749Abstract: A semiconductor wafer includes a plurality of dies. Each of the plurality of dies includes a radio frequency identification (RFID) tag circuit and a coil. The RFID tag circuit includes a tag core, an RF front-end circuit, an ID decoder, a comparator and conductive line for a unique ID. The RF front-end circuit is configured to receive electromagnetic signals through the coil in each of the plurality of dies and to convert the received electromagnetic signals into commands. The ID decoder is configured to receive the commands and to generate an expect ID. The comparator is configured to compare the unique ID with the expect ID to generate a comparison result. The comparison result is arranged to decide if the tag core is configured to receive commands.Type: ApplicationFiled: June 25, 2013Publication date: May 29, 2014Inventors: Tsung-Hsiung Lee, Kuang-Kai Yen, Shi-Hung Wang, Yung-Hsu Chuang, Huan-Neng Chen, Wei-Li Chen, Shih-Hung Lan, Yi-Hsuan Liu, Fan-Ming Kuo, Hsieh-Hung Hsieh, Chewn-Pu Jou, Fu-Lung Hsueh
-
Publication number: 20140055155Abstract: A semiconductor wafer includes a plurality of dies and at least one test probe. Each of the plurality of dies includes a radio frequency identification (RFID) tag circuit. The at least one test probe includes a plurality of probe pads. The plurality of probe pads is configured to transmit power signals and data to each of the plurality of dies, and to receive test results from each of the plurality of dies. The data are transmitted to each of the plurality of dies in a serial manner. The test results of each of the plurality of dies are also transmitted to the plurality of probe pads in a serial manner.Type: ApplicationFiled: October 18, 2012Publication date: February 27, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Hsiung Li, Kuang-Kai Yen, Yi-Hsuan Liu, Hsieh-Hung Hsieh, Chewn-Pu Jou, Fu-Lung Hsueh
-
Publication number: 20140043148Abstract: A three-dimensional integrated circuit (3DIC) and wireless information access methods thereof are provided. The proposed 3DIC includes a semiconductor structure, and a wireless power device (WPD) formed on the semiconductor structure for wirelessly receiving a power for operating a function selected from a group consisting of probing the semiconductor structure, testing the semiconductor structure and accessing a first information from the semiconductor structure.Type: ApplicationFiled: August 10, 2012Publication date: February 13, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mill-Jer WANG, Chewn-Pu Jou, Ching-Nen Peng, Huan-Neng Chen, Hung-Chih Lin, Kuang Kai Yen, Hao Chen, Feng Wei Kuo, Ming-Chieh Liu, Tsung-Hsiung Li
-
Patent number: 8629694Abstract: A voltage scaling circuit includes a first critical path and an edge detection unit. The first critical path includes an input and an output. The edge detection unit includes a first input, a second input, a counter and a time-to-digital converter (TDC). The input of the first critical path is electrically connected to the first input of the edge detection unit, and the output of the critical path is electrically connected to the second input of the edge detection unit. The counter is configured to measure a duration between an active edge of a start signal on the first input of the edge detection unit and an active edge of a stop signal on the second input of the edge detection unit in a clock period basis. The TDC is configured to measure a beginning portion and an end portion of the duration.Type: GrantFiled: November 5, 2012Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shi-Hung Wang, Tsung-Hsiung Li, Kuang-Kai Yen, Wei-Li Chen, Chewn-Pu Jou, Fan-Ming Kuo
-
Patent number: 8593189Abstract: One or more techniques or systems for locking a phase locked loop (PLL) are provided herein. In some embodiments, a multi-phase time-to-digital converter (TDC) includes a first phase finder, a phase predictor, a second phase finder, and a phase switch. For example, the first phase finder is configured to generate a first fractional phase signal based on a multi-phase variable clock (CKV) signal. For example, the phase predictor is configured to generate a phase select (QSEL) signal or a multi-phase CKV select (CKVSEL) signal based on a frequency command word (FCW) signal or the multi-phase CKV signal. For example, the second phase finder is configured to generate a second fractional phase signal based on the CKVSEL signal or the QSEL signal. For example, the phase switch is configured to select the first or second fractional phase signal based on a phase error (PHE) signal.Type: GrantFiled: January 31, 2013Date of Patent: November 26, 2013Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kuang-Kai Yen, Feng Wei Kuo, Huan-Neng Chen, Lee Tsung Hsiung, Hsien-Yuan Liao, Robert Bogdan Staszewski
-
Patent number: 8570082Abstract: The present disclosure relates to an all digital phase locked loop (APDLL) that can account for variations in PVT conditions, and a related method of formation. In some embodiments, the ADPLL has a controllable time-to-digital converter (TDC) having a plurality of variable delay elements. The controllable TDC is determines a phase difference between a frequency reference signal and a local oscillator clock signal and to generate a phase error therefrom. A digitally controlled oscillator (DCO) varies a phase of the local oscillator clock signal based upon the phase error. A calibration unit determines an effect of variations in PVT (process, voltage, and temperature) conditions based upon the phase error and to generate a TDC tuning word that adjusts a delay introduced by one or more of the plurality of variable delay elements to account for the variations in PVT conditions.Type: GrantFiled: February 27, 2013Date of Patent: October 29, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng Wei Kuo, Kuang-Kai Yen, Huan-Neng Chen, Hsien-Yuan Liao, Lee Tsung Hsiung, Chewn-Pu Jou, Robert Bogdan Staszewski
-
Patent number: D729601Type: GrantFiled: August 20, 2013Date of Patent: May 19, 2015Assignee: Jetool Corp.Inventor: Kai-Yen Lin
-
Patent number: D690273Type: GrantFiled: August 24, 2011Date of Patent: September 24, 2013Assignee: New TaipeiInventor: Kai-Yen Lin