Patents by Inventor Kai Yun Yow
Kai Yun Yow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240138093Abstract: A crosstalk regulator for a cabinet includes a cable management component having a ring portion surrounding a central axis and a plurality of teeth protruding radially outward from the ring portion. The teeth define a plurality of slots distributed around a circumference of the ring portion. Each slot is defined between a pair of adjacent teeth and extends parallel to the central axis. Each tooth includes a first portion and a second portion, the first portion protrudes farther radially outward from the ring portion than the second portion. The cable management component is slidably disposed in the cabinet such that the second portion is disposed in the opening and the first portion is engaged to the cabinet to releasably retain the crosstalk regulator in the cabinet. Each slot routes one cable between controlled and external environments while maintaining a fixed distance between adjacent cables to regulate crosstalk among the cables.Type: ApplicationFiled: October 24, 2022Publication date: April 25, 2024Inventors: See Yun Yow, Kai Siang Loh, Syonjian Ong
-
Patent number: 9997445Abstract: A “universal” substrate for a semiconductor device is formed of a non-conductive substrate material. A uniform array of conductive pillars is formed in the substrate material. The pillars extend from a top surface of the substrate material to a bottom surface of the substrate material. A die flag may be formed on the top surface of the substrate material. Pillars underneath the die flag are connected to pillars beyond a perimeter of the die flag with wires. Power and ground rings may be formed by connecting rows of pillars that surround the die flag.Type: GrantFiled: December 15, 2016Date of Patent: June 12, 2018Assignee: NXP USA, INC.Inventors: Kai Yun Yow, Chee Seng Foong, Bihua He, Navas Khan Oratti Kalandar, Lan Chu Tan, Yuan Zang
-
Publication number: 20180114748Abstract: A “universal” substrate for a semiconductor device is formed of a non-conductive substrate material. A uniform array of conductive pillars is formed in the substrate material. The pillars extend from a top surface of the substrate material to a bottom surface of the substrate material. A die flag may be formed on the top surface of the substrate material. Pillars underneath the die flag are connected to pillars beyond a perimeter of the die flag with wires. Power and ground rings may be formed by connecting rows of pillars that surround the die flag.Type: ApplicationFiled: December 15, 2016Publication date: April 26, 2018Inventors: Kai Yun Yow, Chee Seng Foong, Bihua He, Navas Khan Oratti Kalandar, Lan Chu Tan, Yuan Zang
-
Patent number: 9698093Abstract: A universal substrate for assembling ball grid array (BGA) type integrated circuit packages has a non-conducting matrix, an array of conducting vias extending between top and bottom surfaces of the matrix, and one or more instances of each of two or more different types of fiducial pairs on the top surface of the matrix. Each instance of each different fiducial pair indicates a location of a different via sub-array of the substrate for a different BGA package of a particular package size. The same substrate can be used to assemble BGA packages of different size, thereby avoiding having to design a different substrate for each different BGA package size.Type: GrantFiled: August 24, 2015Date of Patent: July 4, 2017Assignee: NXP USA,INC.Inventors: Chee Seng Foong, Ly Hoon Khoo, Wen Shi Koh, Wai Yew Lo, Zi Song Poh, Kai Yun Yow
-
Patent number: 9646853Abstract: A patterned, non-conductive substrate for an integrated circuit (IC) package has a die side configured to receive a die and a lead side opposite the die side. A pattern formed in the substrate defines openings (e.g., holes, steps, grooves, and/or cavities) that extend between the die side and the lead side of the substrate. In the IC package, the openings are filled with conductive material (e.g., solder) that supports electrical connections between bond pads on the die and leads formed from the conductive material. The substrate can be used to form a relatively inexpensive, quad flat no-lead (QFN) IC package without using a metal lead frame and without bond wires.Type: GrantFiled: October 15, 2015Date of Patent: May 9, 2017Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Kai Yun Yow, Poh Leng Eu
-
Publication number: 20170110339Abstract: A patterned, non-conductive substrate for an integrated circuit (IC) package has a die side configured to receive a die and a lead side opposite the die side. A pattern formed in the substrate defines openings (e.g., holes, steps, grooves, and/or cavities) that extend between the die side and the lead side of the substrate. In the IC package, the openings are filled with conductive material (e.g., solder) that supports electrical connections between bond pads on the die and leads formed from the conductive material. The substrate can be used to form a relatively inexpensive, quad flat no-lead (QFN) IC package without using a metal lead frame and without bond wires.Type: ApplicationFiled: October 15, 2015Publication date: April 20, 2017Inventors: KAI YUN YOW, Poh Leng Eu
-
Publication number: 20170062320Abstract: A universal substrate for assembling ball grid array (BGA) type integrated circuit packages has a non-conducting matrix, an array of conducting vias extending between top and bottom surfaces of the matrix, and one or more instances of each of two or more different types of fiducial pairs on the top surface of the matrix. Each instance of each different fiducial pair indicates a location of a different via sub-array of the substrate for a different BGA package of a particular package size. The same substrate can be used to assemble BGA packages of different size, thereby avoiding having to design a different substrate for each different BGA package size.Type: ApplicationFiled: August 24, 2015Publication date: March 2, 2017Inventors: CHEE SENG FOONG, LY HOON KHOO, WEN SHI KOH, WAI YEW LO, ZI SONG POH, KAI YUN YOW
-
Patent number: 9437492Abstract: A method of assembling semiconductor devices with semiconductor dies of alternative different configurations uses the same substrate panel. The dies of the selected configuration are placed in an array, mounted, and connected to internal electrical contact pads on a first face of the panel using main fiducial markings and an array of subsidiary fiducial markings corresponding universally to arrays of semiconductor dies of the different alternative configurations. The pitch of the subsidiary fiducial markings is equal to the spacing between adjacent rows of the internal electrical contact pads on the panel and is a sub-multiple of the pitch of the array of dies.Type: GrantFiled: September 29, 2014Date of Patent: September 6, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Kai Yun Yow, Chee Seng Foong, Lan Chu Tan
-
Publication number: 20160093533Abstract: A method of assembling semiconductor devices with semiconductor dies of alternative different configurations uses the same substrate panel. The dies of the selected configuration are placed in an array, mounted, and connected to internal electrical contact pads on a first face of the panel using main fiducial markings and an array of subsidiary fiducial markings corresponding universally to arrays of semiconductor dies of the different alternative configurations. The pitch of the subsidiary fiducial markings is equal to the spacing between adjacent rows of the internal electrical contact pads on the panel and is a sub-multiple of the pitch of the array of dies.Type: ApplicationFiled: September 29, 2014Publication date: March 31, 2016Applicant: Freescale Semiconductor, Inc.Inventors: Kai Yun Yow, Chee Seng Foong, Lan Chu Tan
-
Patent number: 9196576Abstract: A semiconductor device has a die mounted on a die paddle that is elevated above and thermally connected via tie bars to a heat sink structure. Heat generated by the die flows from the die to the die paddle to the tie bars to the heat sink structure and then to either the external environment or to an external heat sink. By elevating the die/paddle sub-assembly above the heat sink structure, the packaged device is less susceptible to delamination between the die and die attach adhesive and/or the die attach adhesive and the die paddle. An optional heat sink ring can surround the die paddle.Type: GrantFiled: May 15, 2014Date of Patent: November 24, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Kai Yun Yow, Poh Leng Eu, Meng Kong Lye, You Ge, Penglin Mei
-
Patent number: 9165855Abstract: A packaged semiconductor device has an integrated circuit (IC) die and a heat spreader. The heat spreader has a first portion with holes formed entirely therethrough. The first portion is attached to the die using thermally-conductive adhesive that fills the holes. The holes enable the heat spreader to be attached to the die without placing excess pressure on the IC die that could cause the die to crack.Type: GrantFiled: July 2, 2014Date of Patent: October 20, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Kai Yun Yow, Poh Leng Eu
-
Publication number: 20150183131Abstract: A dicing blade suitable for cutting a semiconductor wafer has an edge of fine grit for polishing a top surface of the wafer and a protruding part of coarse grit for making an initial cut into the wafer. The blade reduces chipping of the top surface of the wafer and increases throughput by facilitating cutting and polishing in one operation. The blade can dice and polish comparatively thick wafers having narrow scribe lines in a single operation.Type: ApplicationFiled: December 27, 2013Publication date: July 2, 2015Inventors: Chee Seng Foong, Wen Shi Koh, Kai Yun Yow
-
Patent number: 9030000Abstract: A semiconductor package has a substrate with a solder mask layer, and upper and lower surfaces. Conductive traces and electrical contacts are formed on the substrate, and vias are formed in the substrate to electrically connect the conductive traces and electrical contacts. A semiconductor die is attached on the upper surface of the substrate. A mold cap is formed on the upper surface of the substrate and covers the die and the conductive traces. The mold cap includes a mold body having clipped corners and extensions that extend from each of the clipped corners. The extensions and clipped corners help prevent package cracking.Type: GrantFiled: June 14, 2013Date of Patent: May 12, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Poh Leng Eu, Boon Yew Low, Kai Yun Yow
-
Publication number: 20150084169Abstract: A semiconductor device has a die mounted on a die paddle that is elevated above and thermally connected via tie bars to a heat sink structure. Heat generated by the die flows from the die to the die paddle to the tie bars to the heat sink structure and then to either the external environment or to an external heat sink. By elevating the die/paddle sub-assembly above the heat sink structure, the packaged device is less susceptible to delamination between the die and die attach adhesive and/or the die attach adhesive and the die paddle. An optional heat sink ring can surround the die paddle.Type: ApplicationFiled: May 15, 2014Publication date: March 26, 2015Inventors: Kai Yun Yow, Poh Leng Eu, Meng Kong Lye, You Ge, Penglin Mei
-
Publication number: 20150054099Abstract: A semiconductor sensor device is assembled using a pre-molded lead frame having first and second die flags. The first die flag includes a cavity. A pressure sensor die (P-cell) is mounted within the cavity and a master control unit die (MCU) is mounted to the second flag. The P-cell and MCU are electrically connected to leads of the lead frame with bond wires. The die attach and wire bonding steps are each done in a single pass. A mold pin is placed over the P-cell and then the MCU is encapsulated with a mold compound. The mold pin is removed leaving a recess that is next filled with a gel material. Finally a lid is placed over the P-cell and gel material. The lid includes a hole that that exposes the gel-covered active region of the pressure sensor die to ambient atmospheric pressure outside the sensor device.Type: ApplicationFiled: August 25, 2013Publication date: February 26, 2015Inventors: Kai Yun Yow, Poh Leng Eu, Chee Seng Foong, Navas Khan Oratti Kalandar, Lan Chu Tan
-
Publication number: 20150014793Abstract: A semiconductor sensor device has a lead frame having an outer frame with wire bond pads and a die pad to which a pressure sensor die is mounted. The die pad is vertically offset from the outer frame and wire bond pads by tie bars that have down set structures. The die pad has an opening, and the sensor die is mounted on the first die attach pad such that the opening provides access to an active region of the sensor die. Pressure sensitive gel is applied over the active region of the sensor die. Molding compound covers the sensor die and gel. The molding compound has a hole corresponding to the opening in the die pad to enable ambient atmospheric pressure outside of the sensor device to reach the sensor die via the pressure sensitive gel.Type: ApplicationFiled: July 15, 2013Publication date: January 15, 2015Inventors: Kai Yun Yow, Poh Leng Eu
-
Publication number: 20140367840Abstract: A semiconductor package has a substrate with a solder mask layer, and upper and lower surfaces. Conductive traces and electrical contacts are formed on the substrate, and vias are formed in the substrate to electrically connect the conductive traces and electrical contacts. A semiconductor die is attached on the upper surface of the substrate. A mold cap is formed on the upper surface of the substrate and covers the die and the conductive traces. The mold cap includes a mold body having clipped corners and extensions that extend from each of the clipped corners. The extensions and clipped corners help prevent package cracking.Type: ApplicationFiled: June 14, 2013Publication date: December 18, 2014Inventors: Poh Leng Eu, Boon Yew Low, Kai Yun Yow
-
Publication number: 20140264793Abstract: A semiconductor package includes a lead frame, a semiconductor die, bond wires providing an electrical connection between the die and the lead frame, and a mold compound that encapsulates the lead frame, the die and the bond wires. The lead frame includes spaced apart first and second frame members each having an inner peripheral edge and an opposing outer peripheral edge, spaced apart lead pads disposed between the inner peripheral edges of the first and second frame members, and conductive leads disposed proximate to the outer peripheral edge of each of the first and second frame members. The die is mounted on the lead pads.Type: ApplicationFiled: March 12, 2013Publication date: September 18, 2014Inventors: Kai Yun Yow, Alexander M. Arayata, Jian Wen
-
Patent number: 8836091Abstract: A semiconductor package includes a lead frame, a semiconductor die, bond wires providing an electrical connection between the die and the lead frame, and a mold compound that encapsulates the lead frame, the die and the bond wires. The lead frame includes spaced apart first and second frame members each having an inner peripheral edge and an opposing outer peripheral edge, spaced apart lead pads disposed between the inner peripheral edges of the first and second frame members, and conductive leads disposed proximate to the outer peripheral edge of each of the first and second frame members. The die is mounted on the lead pads.Type: GrantFiled: March 12, 2013Date of Patent: September 16, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Kai Yun Yow, Alexander M. Arayata, Jian Wen
-
Patent number: 8643169Abstract: A packaged semiconductor device with a cavity formed by a cover or lid mounted to a substrate. The lid covers one or more semiconductor sensor dies mounted on the substrate. The dies are coated with a gel or spray on coating, and the lid is encapsulated with a mold compound. A hole or passage may be formed through the cover and mold compound to expose the sensor dies to selected environmental conditions.Type: GrantFiled: November 9, 2011Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Kai Yun Yow, Poh Leng Eu