Patents by Inventor Kalyan Muthukumar
Kalyan Muthukumar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11688515Abstract: Techniques are provided for mobile platform based detection and prevention (or mitigation) of hearing loss. An example system may include a hearing loss indicator data generation circuit configured to measure hearing loss indicator data associated with use of the device by a user. The hearing loss indicator data may include ambient sound characteristics, user speech volume level and user volume setting of the device. The system may also include an audio context generation circuit configured to estimate context data associated with use of the device. The context data may be based on classification of audio input to the device and on the location of the device. The system may further include an interface circuit configured to collect the hearing loss indicator data and the context data over a selected time period and provide the collected data to a hearing loss analysis system at periodic intervals.Type: GrantFiled: March 26, 2020Date of Patent: June 27, 2023Assignee: INTEL CORPORATIONInventors: Vikas Mishra, Raghavendra S. Hebbalalu, Anand V. Bodas, Kalyan Muthukumar
-
Patent number: 10963038Abstract: In an embodiment, a processor includes a plurality of cores to independently execute instructions, a shared cache coupled to the cores and including a plurality of lines to store data, and a power controller including a low power control logic to calculate a flush latency to flush the shared cache based on a state of the plurality of lines. Other embodiments are described and claimed.Type: GrantFiled: January 21, 2019Date of Patent: March 30, 2021Assignee: Intel CorporationInventors: Sundar Ramani, Arvind Raman, Arvind Mandhani, Ashish V. Choubal, Kalyan Muthukumar, Ajaya V. Durg, Samudyatha Chakki
-
Publication number: 20200228907Abstract: Techniques are provided for mobile platform based detection and prevention (or mitigation) of hearing loss. An example system may include a hearing loss indicator data generation circuit configured to measure hearing loss indicator data associated with use of the device by a user. The hearing loss indicator data may include ambient sound characteristics, user speech volume level and user volume setting of the device. The system may also include an audio context generation circuit configured to estimate context data associated with use of the device. The context data may be based on classification of audio input to the device and on the location of the device. The system may further include an interface circuit configured to collect the hearing loss indicator data and the context data over a selected time period and provide the collected data to a hearing loss analysis system at periodic intervals.Type: ApplicationFiled: March 26, 2020Publication date: July 16, 2020Applicant: INTEL CORPORATIONInventors: VIKAS MISHRA, RAGHAVENDRA S. HEBBALALU, ANAND V. BODAS, KALYAN MUTHUKUMAR
-
Patent number: 10631113Abstract: Techniques are provided for mobile platform based detection and prevention (or mitigation) of hearing loss. An example system may include a hearing loss indicator data generation circuit configured to measure hearing loss indicator data associated with use of the device by a user. The hearing loss indicator data may include ambient sound characteristics, user speech volume level and user volume setting of the device. The system may also include an audio context generation circuit configured to estimate context data associated with use of the device. The context data may be based on classification of audio input to the device and on the location of the device. The system may further include an interface circuit configured to collect the hearing loss indicator data and the context data over a selected time period and provide the collected data to a hearing loss analysis system at periodic intervals.Type: GrantFiled: November 19, 2015Date of Patent: April 21, 2020Assignee: Intel CorporationInventors: Vikas Mishra, Raghavendra S. Hebbalalu, Anand V. Bodas, Kalyan Muthukumar
-
Publication number: 20190155370Abstract: In an embodiment, a processor includes a plurality of cores to independently execute instructions, a shared cache coupled to the cores and including a plurality of lines to store data, and a power controller including a low power control logic to calculate a flush latency to flush the shared cache based on a state of the plurality of lines. Other embodiments are described and claimed.Type: ApplicationFiled: January 21, 2019Publication date: May 23, 2019Inventors: Sundar Ramani, Arvind Raman, Arvind Mandhani, Ashish V. Choubal, Kalyan Muthukumar, Ajaya V. Durg, Samudyatha Chakki
-
Patent number: 10198065Abstract: In an embodiment, a processor includes a plurality of cores to independently execute instructions, a shared cache coupled to the cores and including a plurality of lines to store data, and a power controller including a low power control logic to calculate a flush latency to flush the shared cache based on a state of the plurality of lines. Other embodiments are described and claimed.Type: GrantFiled: April 24, 2017Date of Patent: February 5, 2019Assignee: Intel CorporationInventors: Sundar Ramani, Arvind Raman, Arvind Mandhani, Ashish V. Choubal, Kalyan Muthukumar, Ajaya V. Durg, Samudyatha Chakki
-
Publication number: 20170228014Abstract: In an embodiment, a processor includes a plurality of cores to independently execute instructions, a shared cache coupled to the cores and including a plurality of lines to store data, and a power controller including a low power control logic to calculate a flush latency to flush the shared cache based on a state of the plurality of lines. Other embodiments are described and claimed.Type: ApplicationFiled: April 24, 2017Publication date: August 10, 2017Inventors: Sundar Ramani, Arvind Raman, Arvind Mandhani, Ashish V. Choubal, Kalyan Muthukumar, Ajaya V. Durg, Samudyatha Chakki
-
Patent number: 9665153Abstract: In an embodiment, a processor includes a plurality of cores to independently execute instructions, a shared cache coupled to the cores and including a plurality of lines to store data, and a power controller including a low power control logic to calculate a flush latency to flush the shared cache based on a state of the plurality of lines. Other embodiments are described and claimed.Type: GrantFiled: March 21, 2014Date of Patent: May 30, 2017Assignee: Intel CorporationInventors: Sundar Ramani, Arvind Raman, Arvind Mandhani, Ashish V. Choubal, Kalyan Muthukumar, Ajaya V. Durg, Samudyatha Chakki
-
Publication number: 20170150282Abstract: Techniques are provided for mobile platform based detection and prevention (or mitigation) of hearing loss. An example system may include a hearing loss indicator data generation circuit configured to measure hearing loss indicator data associated with use of the device by a user. The hearing loss indicator data may include ambient sound characteristics, user speech volume level and user volume setting of the device. The system may also include an audio context generation circuit configured to estimate context data associated with use of the device. The context data may be based on classification of audio input to the device and on the location of the device. The system may further include an interface circuit configured to collect the hearing loss indicator data and the context data over a selected time period and provide the collected data to a hearing loss analysis system at periodic intervals.Type: ApplicationFiled: November 19, 2015Publication date: May 25, 2017Applicant: INTEL CORPORATIONInventors: VIKAS MISHRA, RAGHAVENDRA S. HEBBALALU, ANAND V. BODAS, KALYAN MUTHUKUMAR
-
Publication number: 20150268711Abstract: In an embodiment, a processor includes a plurality of cores to independently execute instructions, a shared cache coupled to the cores and including a plurality of lines to store data, and a power controller including a low power control logic to calculate a flush latency to flush the shared cache based on a state of the plurality of lines. Other embodiments are described and claimed.Type: ApplicationFiled: March 21, 2014Publication date: September 24, 2015Inventors: Sundar Ramani, Arvind Raman, Arvind Mandhani, Ashish V. Choubal, Kalyan Muthukumar, Ajaya V. Durg, Samudyatha Chakki
-
Patent number: 8843775Abstract: A computing platform may include components to determine performance loss values and energy savings values for each of the plurality of regions and/or the memory boundedness value of each of a plurality of regions within an application. The computing platform may provide a user interface for a user to provide a user input, which provides an indication of an acceptable performance loss. For the provided performance loss value, the frequency values may be determined and the processing element may be operated at the frequency values while processing each of the plurality of regions.Type: GrantFiled: February 1, 2011Date of Patent: September 23, 2014Assignee: Intel CorporationInventors: Kalyan Muthukumar, Seshadri Harinarayanan, Rama Kishan V. Malladi, Raghavendra S. Hebbalalu, Mukesh Gangadhar
-
Publication number: 20120089852Abstract: A computing platform may include components to determine performance loss values and energy savings values for each of the plurality of regions and/or the memory boundedness value of each of a plurality of regions within an application. The computing platform may provide a user interface for a user to provide a user input, which provides an indication of an acceptable performance loss. For the provided performance loss value, the frequency values may be determined and the processing element may be operated at the frequency values while processing each of the plurality of regions.Type: ApplicationFiled: February 1, 2011Publication date: April 12, 2012Inventors: Kalyan Muthukumar, Seshadri Harinarayanan, Rama Kishan V. Malladi, Raghavendra S. Hebbalalu, Mukesh Gangadhar
-
Patent number: 7774766Abstract: Various embodiments of the present invention relate to methods and systems for optimizing an intermediate code in a compilation logic. The intermediate code is optimized by performing reassociation in software loops. The intermediate code includes at least one critical recurrence cycle. The performance of reassociation in software loops can reduce a critical recurrence cycle in them, which can speed up their execution. The subject method can include the determination of one or more critical recurrence cycles in a software loop. The method can also include the determination of at least one edge in a critical recurrence cycle, with respect to which reassociation can be performed, if one or more pre-determined criteria are met. The method can further include performing reassociation of a dependee and a dependent of an edge. In an embodiment, when one or more pre-determined criteria are met, the logic of the software loop is maintained after performing reassociation of the dependee and the dependent of the edge.Type: GrantFiled: September 29, 2005Date of Patent: August 10, 2010Assignee: Intel CorporationInventors: Kalyan Muthukumar, Daniel M Lavery
-
Patent number: 7712091Abstract: A method and system for optimizing the execution of a software loop is provided. The method involves the determination of an edge in a critical recurrence cycle in the software loop. The edge is a dependency link between two instructions and contains a dependee and a dependent. The dependee is an instruction that produces a result, and the dependent is an instruction that uses the result. The method further involves performing predicate promotion of at least one of the dependee and the dependent if one or more pre-determined conditions are met.Type: GrantFiled: September 30, 2005Date of Patent: May 4, 2010Assignee: Intel CorporationInventors: Kalyan Muthukumar, Robyn A. Sampson, Daniel Lavery
-
Publication number: 20100077145Abstract: A method of parallel execution of a first and a second instruction in an in-order processor. Embodiments of the invention enable parallel execution of memory instructions that are stalled by cache memory misses. The in-order processor processes cache memory misses of instructions in parallel by overlapping the first cache memory miss with cache memory misses that occur after the first cache memory miss. Memory-level parallelism in the in-order processor can be increased when more parallel and outstanding cache memory misses are generated.Type: ApplicationFiled: September 25, 2008Publication date: March 25, 2010Inventors: Sebastian C. Winkel, Kalyan Muthukumar, Don C. Soltis, JR.
-
Patent number: 7617495Abstract: Disclosed are embodiments of a compiler, methods, and system for resource-aware scheduling of instructions. A list scheduling approach is augmented to take into account resource constraints when determining priority for scheduling of instructions. Other embodiments are also described and claimed.Type: GrantFiled: March 24, 2004Date of Patent: November 10, 2009Assignee: Intel CorporationInventors: Kalyan Muthukumar, Daniel M. Lavery, Gerolf F. Hoflehner, Chu-cheow Lim, Jean-Francois Collard
-
Patent number: 7316012Abstract: An efficient method for software-pipelining (SWP) of loops to translate programs, from higher level languages into equivalent object or machine language code for execution on a computer. In one example embodiment, this is accomplished by spilling and filling multiple computed values, in a register, that are live across multiple stages in a software-pipelined loop, using multiple rotating stack memory locations to reduce compiler-time of SWP, and complexity of the implemented SWP.Type: GrantFiled: September 29, 2003Date of Patent: January 1, 2008Assignee: Intel CorporationInventor: Kalyan Muthukumar
-
Patent number: 7302680Abstract: A method and apparatus are provided for repacking of memory data. For at least one embodiment, data for a plurality of store instructions in a source code program is loaded from memory into the appropriate sub-location of a proxy storage location. The packed data is then written with a single instruction from the proxy storage location into contiguous memory locations.Type: GrantFiled: November 4, 2002Date of Patent: November 27, 2007Assignee: Intel CorporationInventors: Jean-Francois C. Collard, Kalyan Muthukumar
-
Patent number: 7263692Abstract: A method that uses software-pipelining to translate programs, from higher level languages into equivalent object or machine language code for execution on a computer, including sparse arrays/matrices. In one example embodiment, this is accomplished by transforming sparse array matrix source code and software-pipelining the transformed source code to reduce recurrence initiation interval, decrease run time, and enhance performance.Type: GrantFiled: June 30, 2003Date of Patent: August 28, 2007Assignee: Intel CorporationInventors: Kalyan Muthukumar, Gautam Doshi, Dattatraya Kulkarni
-
Publication number: 20070106914Abstract: While translating a program for execution by a first electronic device, instructions are generated based on the program, and a portion of the instructions are analyzed to determine whether a functional unit of the first device will be used by the portion. A special instruction is added to these instructions, that indicates a power down operation to reduce power consumption by the functional unit. The special instruction is compatible with a second electronic device that is not capable of the power down operation. Other embodiments are also described and claimed.Type: ApplicationFiled: November 7, 2005Publication date: May 10, 2007Inventors: Kalyan Muthukumar, Srinivasa STG, Gautam Doshi