Patents by Inventor Kamran Zarrineh
Kamran Zarrineh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10310015Abstract: An integrated circuit device includes a plurality of flip flops configured into a scan chain. The plurality of flip flops includes at least flip flop of a first type and at least one flip flop of a second type. A method includes generating a first scan clock signal for loading scan data into at least one flip flop of a first type, generating a second scan clock signal and a third scan clock signal for loading the scan data into at least one flip flop of a second type, and loading a test pattern into a scan chain defined by the at least flip flop of the first type and the at least one flip flop of the second type responsive to the first, second, and third scan clock signals.Type: GrantFiled: July 19, 2013Date of Patent: June 4, 2019Assignee: Advanced Micro Devices, Inc.Inventors: Thomas A. Clouqueur, Dwight K. Elvey, Kamran Zarrineh
-
Publication number: 20150026532Abstract: An integrated circuit device includes a plurality of flip flops configured into a scan chain. The plurality of flip flops includes at least flip flop of a first type and at least one flip flop of a second type. A method includes generating a first scan clock signal for loading scan data into at least one flip flop of a first type, generating a second scan clock signal and a third scan clock signal for loading the scan data into at least one flip flop of a second type, and loading a test pattern into a scan chain defined by the at least flip flop of the first type and the at least one flip flop of the second type responsive to the first, second, and third scan clock signals.Type: ApplicationFiled: July 19, 2013Publication date: January 22, 2015Applicant: Advanced Micro Devices, Inc.Inventors: Thomas A. Clouqueur, Dwight K. Elvey, Kamran Zarrineh
-
Patent number: 7293199Abstract: A method of testing a plurality of embedded memories within an integrated circuit. Each of the embedded memories include particular read and write protocols. The method includes providing a memory built in self test sequencer module and providing satellite engine module coupled to the memory built in self test sequencer module, to the plurality of embedded memories and applying read and write protocols to the plurality of embedded memories based upon the particular read and write protocols of each of the embedded memories. The satellite engine module includes an instruction buffer and a sequence generation engine.Type: GrantFiled: June 22, 2004Date of Patent: November 6, 2007Assignee: Sun Microsystems, Inc.Inventors: Kamran Zarrineh, Tse Wei Daniel Ip
-
Patent number: 7260759Abstract: A memory BIST architecture provides an efficient communication interface between external agents, e.g., external tester and a memory BIST module. The memory BIST architecture reduces diagnostics efforts by dividing the search space and allowing the test and debug to be concentrated on the failing memory. The memory BIST architecture is divided into two levels, a memory BIST sequencer level and a satellite memory BIST module. The memory BIST sequencer level includes a set of registers that provide an interface between external agents attempting to communicate with the MBIST module and the Satellite MBIST module.Type: GrantFiled: June 16, 2004Date of Patent: August 21, 2007Assignee: Sun Microsystems, Inc.Inventors: Kamran Zarrineh, Kenneth A. House, Syed A. Obaidulla
-
Patent number: 7206979Abstract: A method of testing an embedded memory which includes providing a programmable memory built-in self-test module and using the programmable memory built-in self-test module to extract contents of the embedded memory upon detection of an error. The programmable memory built-in self-test module includes a pseudo binary search and stop on error function.Type: GrantFiled: June 28, 2004Date of Patent: April 17, 2007Assignee: Sun Microsystems, Inc.Inventors: Kamran Zarrineh, Kenneth A. House, Seokjin Kim
-
Patent number: 7178076Abstract: A method of testing an embedded memory at speed within an integrated circuit which includes providing a memory built in self test sequencer module, providing a satellite engine module coupled to the memory built in self test sequencer module and applying a march test to the embedded memory via the satellite engine module based upon information stored within the instruction buffer. The satellite engine module includes an instruction buffer and a sequence generation engine.Type: GrantFiled: June 16, 2004Date of Patent: February 13, 2007Assignee: Sun Microsystems, Inc.Inventors: Kamran Zarrineh, Seokjin Kim
-
Patent number: 7168005Abstract: A microcode programmable built-in-self-test (BIST) circuit and method for testing a multiported memory via multiple ports, either simultaneously or sequentially, as directed by a microcode instruction word. The microcode instruction word contains a plurality of executable subinstructions and one bit of information that controls whether the test operations prescribed in the plurality of subinstructions shall be executed in parallel or in series. The executable subinstructions are dispatched by a primary controller to subcontrollers which perform test operations at each port according to the subinstructions. The microcode programable BIST architecture flexibly facilitates the testing of multiple devices, multiported devices, including multiported memory structures and complex dependent multiported memory structures. The BIST supports in-situ testing of the functionality of the memory at wafer, module, and burn-in, as well as system-level testing.Type: GrantFiled: January 30, 2003Date of Patent: January 23, 2007Assignee: Cadence Design Systems, Inc.Inventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Kamran Zarrineh
-
Patent number: 7032144Abstract: A method and system for testing multiported memories, especially when one or more of the ports are not directly accessible without intervening logic. The method and system segregates the multiported memory into at least two portions which are then used for testing the one or more ports which are not directly accessible.Type: GrantFiled: April 28, 2003Date of Patent: April 18, 2006Assignee: Cadence Design Systems Inc.Inventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Kamran Zarrineh
-
Patent number: 6937958Abstract: A controller and method are provided for monitoring and controlling a temperature of an integrated circuit to inhibit damage from a thermal problem. The controller and method allow for individual temperature thresholds for each of one or more temperature sensors. Digital filtering of values received from temperature sensors is also provided. A variety of actions can be selected for execution upon a determination of an over-temperature condition of the integrated circuit, including assert an over-temperature pin, assert an over-temperature bit in an error register of said controller, assert an over-temperature bit in an error register of said microprocessor, issue an over-temperature interrupt to a service bus of said integrated circuit, cause a trap, slow an operating frequency of said integrated circuit, stop said integrated circuit, and do nothing.Type: GrantFiled: February 19, 2002Date of Patent: August 30, 2005Assignee: Sun Microsystems, Inc.Inventors: Spencer Gold, Claude R. Gauthier, Kenneth House, Kamran Zarrineh
-
Patent number: 6893154Abstract: An apparatus and method are provided for sensing a physical stimulus of an integrated circuit. The apparatus and method allow for accurate die temperature measurements of the integrated circuit and are able to provide a highly accurate die temperature measurement without the need for an independent voltage source or current source.Type: GrantFiled: February 19, 2002Date of Patent: May 17, 2005Assignee: Sun Microsystems, Inc.Inventors: Spencer M. Gold, Claude R. Gauthier, Brian W. Amick, Kamran Zarrineh, Steven R. Boyle
-
Patent number: 6874111Abstract: The functionality of a programmable memory built-in self-test (BIST) arrangement for testing an embedded memory structure of an integrated circuit is extended to system level testing to ascertain operability of the system after the integrated circuits and boards including them have been placed in service in larger systems, by generating default test signals which are loaded in an instruction store module when test instructions are not provided from an external tester. This additional utility of the BIST arrangement, increases efficiency of chip space utilization and improves the system level test. Loading of test instructions from an external tester during chip manufacture and/or board assembly is unaffected.Type: GrantFiled: July 26, 2000Date of Patent: March 29, 2005Assignee: International Business Machines CorporationInventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Kamran Zarrineh
-
Patent number: 6813201Abstract: Methods and systems for automated memory test modeling generation and validation are provided. Information supplied by a graphical user interface is used to generate a customized memory primitive. The memory primitive subsequently undergoes a two phase validation to test for correct functioning.Type: GrantFiled: October 24, 2001Date of Patent: November 2, 2004Assignee: Sun Microsystems, Inc.Inventors: Kamran Zarrineh, Thomas A. Ziaja, Amitava Majumdar
-
Patent number: 6809557Abstract: An apparatus that uses a linear voltage regulator to reject power supply noise in a temperature sensor is provided. Further, a method for using a linear voltage regulator to reject power supply noise in a temperature sensor is provided. Further, a method and apparatus that uses a differential amplifier with a source-follower output stage as a linear voltage regulator for a temperature sensor is provided.Type: GrantFiled: February 19, 2002Date of Patent: October 26, 2004Assignee: Sun Microsystems, Inc.Inventors: Claude Gauthier, Spencer Gold, Dean Liu, Kamran Zarrineh, Brian Amick, Pradeep Trivedi
-
Patent number: 6806698Abstract: A method and apparatus that uses the difference between two nodal voltages, such as a temperature-independent voltage and a temperature-dependent voltage, to determine the actual temperature at a point on an integrated circuit is provided. Further, a method and apparatus that converts a difference between nodal voltages in an integrated circuit from an analog to a digital quantity on the integrated circuit such that the difference in voltage may be used by an on-chip digital system is provided. Further, a method and apparatus for quantifying a difference in voltage between a first node and a second node of a temperature sensor is provided.Type: GrantFiled: February 19, 2002Date of Patent: October 19, 2004Assignee: Sun Microsystems, Inc.Inventors: Claude Gauthier, Brian Amick, Spencer Gold, Dean Liu, Kamran Zarrineh, Pradeep Trivedi
-
Patent number: 6700946Abstract: Methods and systems for automatic generation of an at-speed binary counter are described. The binary counter includes a slow counter that increments when a fast counter overflows to keep up with a fast clock. A framework to automatically generate a Hardware Description Language (HDL) for an at-speed binary counter is also described.Type: GrantFiled: February 8, 2002Date of Patent: March 2, 2004Assignee: Sun Microsystems, Inc.Inventors: Kamran Zarrineh, Kenneth House, Joseph R. Siegel
-
Patent number: 6681350Abstract: A method for testing memory cells for data retention faults is disclosed. A first logical value is stored in a first cell, and a second logical value is stored in a second cell of a memory device. The second cell shares the same column with the first cell. The bitlines associated with the first and second cells are prevented from being precharged before the second cell can be read. After the second cell has been read repeatedly, the first cell is read, and the bitlines associated with the first and second cells are precharged. At this point, a data retention fault is determined to have occurred if the first cell does not contain the first logical value.Type: GrantFiled: May 5, 2001Date of Patent: January 20, 2004Assignee: Cadence Design Systems, Inc.Inventors: R. Dean Adams, Aneesha P. Deo, Kamran Zarrineh
-
Publication number: 20040006727Abstract: A method and system for testing multiported memories, especially when one or more of the ports are not directly accessible without intervening logic. The method and system segregates the multiported memory into at least two portions which are then used for testing the one or more ports which are not directly accessible.Type: ApplicationFiled: April 28, 2003Publication date: January 8, 2004Applicant: Cadence Design Systems, Inc.Inventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Kamran Zarrineh
-
Patent number: 6651201Abstract: A finite state machine (FSM) is used to generate, in real time, potentially long sequences of signals which control generation of signals for application to a memory structure during a self-test procedure which is provided in hardware on the same chip with the memory structure. The FSM-based instruction generator requires much less area than is required for storage of a corresponding number of microcode instructions and allows the built-in self-test (BIST) controller to have a modular architecture permitting re-use of hardware designs for the BIST arrangement with consequent reduction of elimination of design costs of the BIST arrangement to accommodate new memory designs. The sequential nature of the operation of a finite state machine as it progresses through a desired sequence of states is particularly well-suited to controlling capture of signals where access to high. speed data transfer circuits cannot otherwise be accommodated.Type: GrantFiled: July 26, 2000Date of Patent: November 18, 2003Assignee: International Business Machines CorporationInventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Kamran Zarrineh
-
Publication number: 20030155964Abstract: An apparatus that uses a linear voltage regulator to reject power supply noise in a temperature sensor is provided. Further, a method for using a linear voltage regulator to reject power supply noise in a temperature sensor is provided. Further, a method and apparatus that uses a differential amplifier with a source-follower output stage as a linear voltage regulator for a temperature sensor is provided.Type: ApplicationFiled: February 19, 2002Publication date: August 21, 2003Inventors: Claude Gauthier, Spencer Gold, Dean Liu, Kamran Zarrineh, Brian Amick, Pradeep Trivedi
-
Publication number: 20030156622Abstract: An apparatus and method are provided for sensing a physical stimulus of an integrated circuit. The apparatus and method allow for accurate die temperature measurements of the integrated circuit and are able to provide a highly accurate die temperature measurement without the need for an independent voltage source or current source.Type: ApplicationFiled: February 19, 2002Publication date: August 21, 2003Applicant: Sun Microsystems, Inc.Inventors: Spencer M. Gold, Claude R. Gauthier, Brian W. Amick, Kamran Zarrineh, Steven R. Boyle