Patents by Inventor Kan Wae Lam
Kan Wae Lam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240105514Abstract: The present disclosure relates to a method of singulation of dies from a wafer, the wafer includes a semiconductor layer and a coating applied to the backside of the wafer after backgrinding, and the coating includes at least one metallization layer, the dies being separated along saw streets running in multiple directions. The method includes the steps of: dicing the wafer along the saw streets from a topside of the wafer; and the dicing is performed through plasma dicing for a dicing depth corresponding to the interface between the semiconductor layer and the coating. The method further includes the step of: etching the wafer in accordance with an etch mask corresponding to the saw streets, for each of the remaining metallization layers in the coating, and for singulating the dies from the wafer.Type: ApplicationFiled: September 27, 2023Publication date: March 28, 2024Applicant: NEXPERIA B.V.Inventors: Randolph Estal Flauta, Kan Wae Lam, Wai Hung William Hor
-
Publication number: 20230178507Abstract: This disclosure relates to a new package concept that eliminates the need for epoxy or epoxy solder used in traditional clip/lead frame-based power packages. The disclosure overcomes this disadvantage in clip-based packages by depositing the interconnect structure directly to the bod pads. The formation of the interconnect done at lower temperature leads to lower stress induced onto the die. Another advantage of the present disclosure is that semiconductor dies packaged using a method according to the present disclosure will have smaller footprint as the pads are directly built up/deposited. Another advantage of the method according to the present disclosure is that it allows large scale, i.e., panel level processing. Such a panel may include multiple ICs, or transistor or any other semiconductor devices.Type: ApplicationFiled: December 2, 2022Publication date: June 8, 2023Applicant: NEXPERIA B.V.Inventors: Randolph Estal Flauta, Kan Wae Lam, Wai Hung William Hor, Zhou Zhou
-
Patent number: 11227820Abstract: This disclosure relates to a flank wettable semiconductor device, having: a lead frame including a plurality of leads with a lead end portion and a semiconductor die mounted on the lead frame. The lead end portion comprises a recess portion having a height that corresponds to a thickness of the lead end portion, and a plate member mounted on the leadframe at the lead end portion.Type: GrantFiled: May 4, 2020Date of Patent: January 18, 2022Assignee: Nexperia B.V.Inventors: Kan Wae Lam, Wai Hung William Hor, Sven Walczyk, Hans-Juergen Funke
-
Publication number: 20200357728Abstract: This disclosure relates to a flank wettable semiconductor device, having: a lead frame including a plurality of leads with a lead end portion and a semiconductor die mounted on the lead frame. The lead end portion comprises a recess portion having a height that corresponds to a thickness of the lead end portion, and a plate member mounted on the leadframe at the lead end portion.Type: ApplicationFiled: May 4, 2020Publication date: November 12, 2020Applicant: NEXPERIA B.V.Inventors: Kan Wae Lam, Wai Hung William Hor, Sven Walczyk, Hans-Juergen Funke
-
Patent number: 10410941Abstract: A semiconductor device includes a semiconductor die having a top surface that has one or more electrical contacts formed thereon, and an opposite bottom surface. A molding material encapsulates the top surface and at least a part of a side surface of the semiconductor die. The molding material defines a package body that has a top surface and a side surface. Openings are formed on the top surface of the package body, and the electrical contacts are partially exposed from the molding material through the openings. A metal layer is formed over and electrically connected to the electrical contacts through the openings. The metal layer extends to and at least partially covers the side surface of the package body.Type: GrantFiled: September 8, 2016Date of Patent: September 10, 2019Assignee: Nexperia B.V.Inventors: Chi Ho Leung, Pompeo V. Umali, Shun Tik Yeung, Kan Wae Lam
-
Patent number: 10304759Abstract: An electronic device has a first surface, a second surface opposite to the first surface, and sidewalls located between and adjoining the first and second surfaces. The electronic device includes contact pads on the first surface. The contact pads extend from the first surface to adjoining sidewalls, and abut the sidewalls.Type: GrantFiled: August 5, 2016Date of Patent: May 28, 2019Assignee: Nexperia B.V.Inventors: Kan Wae Lam, Shun Tik Yeung, Pompeo V. Umali, Chi Ho Leung, Chi Ling Shum
-
Patent number: 10262926Abstract: A semiconductor die has internal circuitry formed on two more internal layers, and die bonding pads arranged on a top surface of the die. The bonding pads are connected to the internal circuitry for providing input and output signals to the internal circuitry. One or more connecting lines electrically connect one or more pairs of the die bonding pads, thereby defining a bonding pad layout. The die bonding pads are arranged and connected with the connecting lines such that the bonding pad layout is reversible, which allows the die to be used in different package types (e.g., TSSOP or DFN) yet maintain a standardized pin arrangement without the necessity for long or crossed bond wires.Type: GrantFiled: October 5, 2016Date of Patent: April 16, 2019Assignee: Nexperia B.V.Inventors: Kan Wae Lam, Harrie Martinus Maria Horstink, Sven Walczyk, Chi Ho Leung, Thierry Jans, Pompeo V. Umali, Shun Tik Yeung
-
Patent number: 10256168Abstract: A semiconductor device includes a semiconductor die having a first side having a first terminal and an opposite second side having at least two second terminals. A lead frame has a first part and a second part. The second part of the lead frame is both electrically and mechanically spaced from the first part. The second side of the die is attached to the lead frame such that the first and second lead frame parts are respectively connected to the at least two second terminals. The first and second lead frame parts include respective first and second extensions that project past a side of the die and provide first and second terminal surfaces that are co-planar with the first terminal on the first side of the die. The device makes use of the terminals on the both sides of the die. The device second side is exposed for thermal performance.Type: GrantFiled: June 12, 2016Date of Patent: April 9, 2019Assignee: Nexperia B.V.Inventors: Shun Tik Yeung, Pompeo V. Umali, Chi Ho Leung, Kan Wae Lam, Hans-Juergen Funke, Shu-Ming Yip
-
Patent number: 10056343Abstract: Embodiments of a packaged semiconductor device with interior polygon pads are disclosed. One embodiment includes a semiconductor chip and a package structure defining a rectangular boundary and having a bottom surface that includes interior polygonal pads exposed at the bottom surface of the package structure and located on a centerline of the bottom surface of the package structure and edge polygonal pads exposed at the bottom surface of the package structure, located at an edge of the rectangular boundary, and including one edge polygonal pad in the vicinity of each corner of the rectangular boundary. The interior polygonal pads are configured such that a line running between at least one vertex of each of the interior polygonal pads is parallel to an edge of the rectangular boundary of the package structure.Type: GrantFiled: January 7, 2016Date of Patent: August 21, 2018Assignee: Nexperia B.V.Inventors: Roelf A. J. Groenhuis, Kan Wae Lam, Clifford J. Lloyd, Chi Hoo Wan, Fei Ying Wong
-
Patent number: 9947632Abstract: A semiconductor device and a method of making the same. The device includes a semiconductor substrate having a major surface, one or more contacts located on the major surface and an encapsulant covering at least the major surface. A peripheral edge of each contact defines a contact area on the major surface. The device also includes one or more bond pads located outside the encapsulant. Each bond pad is electrically connected to a respective contact located on the major surface of the substrate by a respective metal filled via that passes through the encapsulant. A sidewall of each respective metal filled via, at the point at which it meets the respective contact, falls inside the contact area defined by the respective contact when viewed from above the major surface of the substrate, whereby none of the metal filling each respective via extends outside the contact area of each respective contact.Type: GrantFiled: October 27, 2016Date of Patent: April 17, 2018Assignee: Nexperia B.V.Inventors: Chi Ho Leung, Pompeo V Umali, Shun Tik Yeung, Wai (Kan Wae) Lam
-
Publication number: 20180096916Abstract: A semiconductor die has internal circuitry formed on two more internal layers, and die bonding pads arranged on a top surface of the die. The bonding pads are connected to the internal circuitry for providing input and output signals to the internal circuitry. One or more connecting lines electrically connect one or more pairs of the die bonding pads, thereby defining a bonding pad layout. The die bonding pads are arranged and connected with the connecting lines such that the bonding pad layout is reversible, which allows the die to be used in different package types (e.g., TSSOP or DFN) yet maintain a standardized pin arrangement without the necessity for long or crossed bond wires.Type: ApplicationFiled: October 5, 2016Publication date: April 5, 2018Inventors: Kan Wae Lam, Harrie Martinus Maria Horstink, Sven Walczyk, Chi Ho Leung, Thierry Jans, Pompeo V. Umali, Shun Tik Yeung
-
Publication number: 20180068920Abstract: A semiconductor device includes a semiconductor die having a top surface that has one or more electrical contacts formed thereon, and an opposite bottom surface. A molding material encapsulates the top surface and at least a part of a side surface of the semiconductor die. The molding material defines a package body that has a top surface and a side surface. Openings are formed on the top surface of the package body, and the electrical contacts are partially exposed from the molding material through the openings. A metal layer is formed over and electrically connected to the electrical contacts through the openings. The metal layer extends to and at least partially covers the side surface of the package body.Type: ApplicationFiled: September 8, 2016Publication date: March 8, 2018Inventors: Chi Ho Leung, Pompeo V. Umali, Shun Tik Yeung, Kan Wae Lam
-
Patent number: 9847283Abstract: A semiconductor device has wettable corner leads. A semiconductor die is mounted on a lead frame. Die bonding pads are electrically connected to leads of the lead frame. The die and electrical connections are encapsulated with a mold compound. The leads are exposed and flush with the corners of the device. The leads include dimples so that they are wettable, which facilitates inspection when the device is mounted on a circuit board or substrate.Type: GrantFiled: November 6, 2016Date of Patent: December 19, 2017Assignee: Nexperia B.V.Inventors: Xue Ke, Kan Wae Lam, Sven Walczyk, Wai Keung Ho, Wing Onn Chaw
-
Publication number: 20170358514Abstract: A semiconductor device includes a semiconductor die having a first side having a first terminal and an opposite second side having at least two second terminals. A lead frame has a first part and a second part. The second part of the lead frame is both electrically and mechanically spaced from the first part. The second side of the die is attached to the lead frame such that the first and second lead frame parts are respectively connected to the at least two second terminals. The first and second lead frame parts include respective first and second extensions that project past a side of the die and provide first and second terminal surfaces that are co-planar with the first terminal on the first side of the die. The device makes use of the terminals on the both sides of the die. The device second side is exposed for thermal performance.Type: ApplicationFiled: June 12, 2016Publication date: December 14, 2017Inventors: Shun Tik Yeung, Pompeo V. Umali, Chi Ho Leung, Kan Wae Lam, Hans-Juergen Funke, Shu-Ming Yip
-
Publication number: 20170170103Abstract: An electronic device includes a conductive layer, a device die, and a connecting member. The conductive layer is formed by coating a conductive material on a substrate. The device die and the connecting member are disposed on the conductive layer and spaced from each other. The device die includes a first connection point on one side that is in contact with and electrically connected to the conductive layer, and a second connection point on another side thereof. The connecting member includes a third connection point on a side thereof electrically connected to and in contact with the conductive layer, and a fourth connection point on another side thereof. The second and fourth connection points are configured to provide external connections of the electronic device.Type: ApplicationFiled: December 4, 2016Publication date: June 15, 2017Inventors: SHUN TIK YEUNG, Pompeo V. UMALI, On Lok CHAU, Chi Ho LEUNG, Kan Wae LAM
-
Publication number: 20170133335Abstract: A semiconductor device and a method of making the same. The device includes a semiconductor substrate having a major surface, one or more contacts located on the major surface and an encapsulant covering at least the major surface. A peripheral edge of each contact defines a contact area on the major surface. The device also includes one or more bond pads located outside the encapsulant. Each bond pad is electrically connected to a respective contact located on the major surface of the substrate by a respective metal filled via that passes through the encapsulant. A sidewall of each respective metal filled via, at the point at which it meets the respective contact, falls inside the contact area defined by the respective contact when viewed from above the major surface of the substrate, whereby none of the metal filling each respective via extends outside the contact area of each respective contact.Type: ApplicationFiled: October 27, 2016Publication date: May 11, 2017Inventors: Chi Ho Leung, Pompeo V. Umali, Shun Tik Yeung, Wai (Kan Wae) Lam
-
Patent number: 9640463Abstract: Consistent with an example embodiment, a semiconductor device comprises a device die having bond pads providing connection to device die circuitry. The semiconductor device includes a built-up substrate lead frame having, a sub-structure of I/O terminals and a die attach area, the I/O terminals and die attach area enveloped in a molding compound, the die attach area having exposed areas to facilitate device die attachment thereon and the terminal I/O terminals providing connection to the device die bond pads; connection traces electrically couple the I/O terminals with one another, said connection traces having facilitated electroplating of exposed vertical surfaces of the I/O terminals during assembly, said connection traces being severed after assembly. An envelope of molding compound encapsulates the device die onto the built-up substrate lead frame.Type: GrantFiled: June 22, 2015Date of Patent: May 2, 2017Assignee: Nexperia B.V.Inventors: Kan Wae Lam, Pompeo V. Umali, Chi Ho Leung, Shun Tik Yeung, Chi Ling Shum
-
Publication number: 20170053855Abstract: An electronic device has a first surface, a second surface opposite to the first surface, and sidewalls located between and adjoining the first and second surfaces. The electronic device includes contact pads on the first surface. The contact pads extend from the first surface to adjoining sidewalls, and abut the sidewalls.Type: ApplicationFiled: August 5, 2016Publication date: February 23, 2017Inventors: KAN WAE LAM, Shun Tik Yeung, Pompeo V. Umali, Chi Ho Leung, Chi Ling Shum
-
Publication number: 20160372403Abstract: Consistent with an example embodiment, a semiconductor device comprises a device die having bond pads providing connection to device die circuitry. The semiconductor device includes a built-up substrate lead frame having, a sub-structure of I/O terminals and a die attach area, the I/O terminals and die attach area enveloped in a molding compound, the die attach area having exposed areas to facilitate device die attachment thereon and the terminal I/O terminals providing connection to the device die bond pads; connection traces electrically couple the I/O terminals with one another, said connection traces having facilitated electroplating of exposed vertical surfaces of the I/O terminals during assembly, said connection traces being severed after assembly. An envelope of molding compound encapsulates the device die onto the built-up substrate lead frame.Type: ApplicationFiled: June 22, 2015Publication date: December 22, 2016Inventors: Kan Wae Lam, Pompeo V. Umali, Chi Ho Leung, Shun Tik Yeung, Chi Ling Shum
-
Patent number: 9391007Abstract: Consistent with an example embodiment, a semiconductor device comprises a device die having bond pads providing connection to device die circuitry. The semiconductor device includes a QFN package (quad-flat-pack no-leads) built-up substrate lead frame having, a sub-structure of I/O terminals and a die attach area, the I/O terminals and die attach area enveloped in a molding compound; the die attach area has exposed areas to facilitate device die attachment thereon and the terminal I/O terminals provide connection to the device die bond pads. I/O terminals are electrically coupled with one another and to the die attach area with connection traces. The coupled I/O terminals and connection traces facilitate electroplating of exposed vertical surfaces of the I/O terminals during assembly, said connection traces being severed after assembly. Molding compound encapsulates the device die on the built-up substrate lead frame.Type: GrantFiled: June 22, 2015Date of Patent: July 12, 2016Assignee: NXP B.V.Inventors: Shun Tik Yeung, Pompeo V. Umali, Chi Ho Leung, Kan Wae Lam, Chi Ling Shum