Patents by Inventor Kaoru Motonami
Kaoru Motonami has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050045880Abstract: A semiconductor device comprises a glass substrate serving as a substrate having an insulated surface and a silicon layer located on a position overlapping with this glass substrate. The silicon layer includes an amorphous gettering region. Preferably, the silicon layer includes a main region serving as an active element region, and the gettering region is preferably included in the remaining portion of the silicon layer excluding the main region. Preferably, the silicon layer may include a portion serving as an active region of a thin-film transistor.Type: ApplicationFiled: July 26, 2004Publication date: March 3, 2005Inventors: Yasuyoshi Itoh, Kaoru Motonami
-
Patent number: 6259147Abstract: A semiconductor device includes: an insulation layer; a fuse layer extending on the insulation layer in one direction and disconnected through light radiation to control a redundant circuit; a pseudo fuse layer on the insulation layer along at least one side of the fuse layer; another insulation layer covering the fuse layer and the pseudo fuse layer; and a protection film formed on another insulation layer and having an opening in a region opposite to the fuse layer. Fuse layers having a spacing of less than 4 &mgr;m or 4.5 to 5.5 &mgr;m. Such a structure allows a semiconductor device with a fuse layer capable of being disconnected reliably and providing a smaller blow trace.Type: GrantFiled: January 7, 1999Date of Patent: July 10, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takeshi Iwamoto, Rui Toyota, Kaoru Motonami, Yasuhiro Ido, Masatoshi Kimura, Kakutaro Suda, Kazuhide Kawabe, Hideki Doi, Hiroaki Sekikawa
-
Patent number: 6162674Abstract: A semiconductor device having a memory device and a logic device formed together on a single chip is provided. A first element region and a second element region of a semiconductor substrate are formed spaced apart from each other with an isolation region therebetween. A floating conductive film is provided on the isolation region.Type: GrantFiled: July 21, 1999Date of Patent: December 19, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 6040614Abstract: A semiconductor integrated circuit includes a fuse element located on an insulating layer. The surface of the insulating layer is substantially smooth. The insulating layer is located over a capacitor. Wiring is located on the insulation layer. The fuse element and the wiring include the same material.Type: GrantFiled: March 3, 1998Date of Patent: March 21, 2000Assignees: Mitsubishi Denki Kabushiki Kaisha, Mitsubishi Electric System LSI Design CorporationInventors: Akira Kitaguchi, Makoto Hatakenaka, Michio Nakajima, Kaoru Motonami, Kiyoyuki Shiroshima, Takekazu Yamashita
-
Patent number: 6033971Abstract: There are provided a semiconductor device, which includes an element isolating oxide film having a good upper flatness, and a method of manufacturing the same. Assuming that t.sub.G represents a thickness of a gate electrode layer 6, a height t.sub.U to an upper surface of a thickest portion of element isolating oxide film 4 from an upper surface of a gate insulating film 5 and an acute angle .theta.i defined between the upper surfaces of element isolating oxide film 4 and gate insulating film are set within ranges expressed by the formula of {.theta.i, t.sub.U .linevert split.0.ltoreq..theta.i.ltoreq.56.6.degree., 0.ltoreq.t.sub.U .ltoreq.0.82t.sub.G }. Thereby, an unetched portion does not remain at an etching step for patterning the gate electrode layer to be formed later. This prevents short-circuit of the gate electrode. Since the element isolating oxide film has the improved flatness, a quantity of overetching in an active region can be reduced at a step of patterning the gate electrode.Type: GrantFiled: September 25, 1998Date of Patent: March 7, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kaoru Motonami, Shigeru Shiratake, Hiroshi Matsuo, Yuichi Yokoyama, Kenji Morisawa, Ritsuko Gotoda, Takaaki Murakami, Satoshi Hamamoto, Kenji Yasumura, Yasuyoshi Itoh
-
Patent number: 6025620Abstract: In a semiconductor device having a DRAM memo cell and a peripheral circuit, source/drain regions of transistors composing the memory cell are not silicided to restrict a junction leak and to improve a refresh characteristic; surfaces of source/drain regions and gate electrodes of transistors composing the peripheral circuit are silicided to reduce resistance of contacts and resistance of wirings for enabling a high-speed operation; side walls made of insulating material are formed on sides of the gate electrodes of the transistor composing the peripheral circuit to serve as a mask when impurities are injected for forming the source/drain regions; and insulating material laminated in the memory cell serves as a mask against siliciding.Type: GrantFiled: April 2, 1998Date of Patent: February 15, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masatoshi Kimura, Hiroaki Sekikawa, Kaoru Motonami, Atsushi Amo
-
Patent number: 5962907Abstract: A semiconductor device having a memory device and a logic device formed together on a single chip is provided. A first element region and a second element region of a semiconductor substrate are formed spaced apart from each other with an isolation region therebetween. A floating conductive film is provided on the isolation region.Type: GrantFiled: November 10, 1997Date of Patent: October 5, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 5888851Abstract: A semiconductor device includes a specific circuit portion having a predetermined function and a spare redundant circuit portion having the same function as the specific circuit portion. The semiconductor device includes a silicon substrate (1), an interlayer insulating film (2), an LT fuse (3), interconnection layers (4), a testing electrode (5) and a protection film (6). The interlayer insulating film (2) has a groove (11) and is formed on the silicon substrate (1). The LT fuse (3) is formed of polysilicon and is located immediately below the bottom wall of the groove (11). The interconnection layers (4) are formed on the interlayer insulating film (2) with the groove (11) therebetween. The testing electrode (5) is spaced from the interconnection layers (4) and is formed on the interlayer insulating film (2). The protection film (6) is formed on the interlayer insulating film to cover surfaces of the interconnection layers (4) and expose a surface of the testing electrode (5).Type: GrantFiled: June 11, 1993Date of Patent: March 30, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kaoru Motonami, Masao Nagatomo
-
Patent number: 5831323Abstract: There are provided a semiconductor device, which includes an element isolating oxide film having a good upper flatness, and a method of manufacturing the same. Assuming that t.sub.G represents a thickness of a gate electrode layer 6, a height t.sub.U to an upper surface of a thickest portion of element isolating oxide film 4 from an upper surface of a gate insulating film 5 and an acute angle .theta.i defined between the upper surfaces of element isolating oxide film 4 and gate insulating film are set within ranges expressed by the formula of {.theta.i, t.sub.U .linevert split.0.ltoreq..theta.i.ltoreq.56.6.degree., 0.ltoreq.t.sub.U .ltoreq.0.82t.sub.G }. Thereby, an unetched portion does not remain at an etching step for patterning the gate electrode layer to be formed later. This prevents short-circuit of the gate electrode. Since the element isolating oxide film has the improved flatness, a quantity of overetching in an active region can be reduced at a step of patterning the gate electrode.Type: GrantFiled: February 14, 1996Date of Patent: November 3, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kaoru Motonami, Shigeru Shiratake, Hiroshi Matsuo, Yuichi Yokoyama, Kenji Morisawa, Ritsuko Gotoda, Takaaki Murakami, Satoshi Hamamoto, Kenji Yasumura, Yasuyoshi Itoh
-
Patent number: 5801427Abstract: In a semiconductor device having a polycide structure located on a stepped portion, halation during formation of a resist pattern is prevented, and oxidation of an upper surface of a high-melting-point metal silicide layer is prevented during formation of an interlayer insulating film on the polycide structure. In this semiconductor device, an upper layer which is formed of one layer selected from the group consisting of an amorphous silicon layer, a polycrystalline silicon layer, a TiN layer and a TiW layer is formed on the high-melting-point metal silicide layer forming the polycide structure. This effectively suppresses reflection of light beams by the upper layer located at the stepped portion during exposure for forming the resist pattern on the upper layer. Thereby, formation of a notch at the resist pattern is prevented, and the resist pattern is accurately formed to have a designed pattern.Type: GrantFiled: June 11, 1997Date of Patent: September 1, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigeru Shiratake, Kaoru Motonami, Satoshi Hamamoto
-
Patent number: 5635413Abstract: An element separating oxide film is formed in a surface of a p-type silicon substrate for separation of an element forming region. A p-type impurity diffusion region extends from the vicinity of a lower surface of the element separating oxide film to a position at a predetermined depth in the element forming region. The p-type impurity diffusion region has a peak of concentration of impurity. In the element forming region adjacent to the element separating oxide film, an n.sup.+ impurity diffusion region is formed on the surface of the p-type silicon substrate. An n.sup.- impurity diffusion region adjacent to the n.sup.+ impurity diffusion region is formed between the n.sup.+ impurity diffusion region and the p-type impurity diffusion region.Type: GrantFiled: May 8, 1995Date of Patent: June 3, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazumasa Mitsunaga, Kaoru Motonami, Hisaaki Yoshida
-
Patent number: 5614745Abstract: A semiconductor device has a contact structure between two conductive layers capable of effectively preventing growth of an oxide film and diffusion of impurities between an impurity diffused region in a first one of the conductive layers and a polycrystalline silicon film (the second conductive layer) formed to be in contact with the impurity diffused region. The contact structure between the two conductive layers includes an n-type impurity diffused region 3 formed on a silicon substrate 1, an nitrided oxide film 4 formed to be in contact with the n-type impurity diffused region 3, and a polycrystalline silicon film 5a formed on the nitrided oxide film 4 and doped with impurities. Accordingly, growth of an oxide film and diffusion of impurities between the n-type impurity diffused region 3 and the polycrystalline silicon film 5a are also effectively prevented in a case where heat treatment at a high temperature is subsequently carried out in an oxygen atmosphere.Type: GrantFiled: December 12, 1994Date of Patent: March 25, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 5453952Abstract: A semiconductor device having an increased integration density. The semiconductor device includes a memory cell array, and a peripheral circuit region formed over the memory cell array and to be in electrical connection to the memory cell array for controlling the input/output of the data signals. A large part of a semiconductor chip area can therefore be used for the memory cell array, thereby increasing the integration density of the semiconductor device.Type: GrantFiled: April 17, 1992Date of Patent: September 26, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tomonori Okudaira, Kaoru Motonami
-
Patent number: 5441916Abstract: In a semiconductor device, a first conductive interconnection layer and a second conductive interconnection layer are formed respectively on a lower surface and a higher surface of an interlayer insulation film interposing a step-like portion therebetween by employing different photolithography and etching. A dummy interconnection is provided directly beneath the second conductive interconnection layer in the vicinity of the step-like portion. The first and second conductive interconnection layers and are electrically connected to each other by a conductive layer formed directly on the dummy interconnection in a region including the step-like portion to extend over the surface of a silicon substrate. Consequently, even if the step-like portion is larger than depth of focus, the first and second conductive interconnection layers are precisely patterned within depth of focus.Type: GrantFiled: April 28, 1994Date of Patent: August 15, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 5440165Abstract: An element separating oxide film is formed in a surface of a p-type silicon substrate for separation of an element forming region. A p-type impurity diffusion region extends from the vicinity of a lower surface of the element separating oxide film to a position at a predetermined depth in the element forming region. The p-type impurity diffusion region has a peak of concentration of impurity. In the element forming region adjacent to the element separating oxide film, an n.sup.+ impurity diffusion region is formed on the surface of the p-type silicon substrate. An n.sup.- impurity diffusion region adjacent to the n.sup.+ impurity diffusion region is formed between the n.sup.+ impurity diffusion region and the p-type impurity diffusion region.Type: GrantFiled: September 12, 1994Date of Patent: August 8, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazumasa Mitsunaga, Kaoru Motonami, Hisaaki Yoshida
-
Patent number: 5393688Abstract: A storage node of a stacked capacitor in a DRAM comprises a first part connected to a source/drain region and a second part protruding upward from a substrate in a vertical wall shape. The second part includes a concave part in the inner part which is removed by etching. Steps are formed on the inner and outer peripheral surfaces of the vertical wall part. The steps are formed by a self-alignment method using a sidewall insulating layer formed by anisotropic etching. Capacitance of the capacitor is increased by forming steps on the surface of the storage node.Type: GrantFiled: November 24, 1993Date of Patent: February 28, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kaoru Motonami, Yoshinori Okumura
-
Patent number: 5365474Abstract: An improved semiconductor memory device which can increase the capacitor capacitance and improve the processing accuracy of a storage node can be obtained. The device includes a plurality of first field regions which are formed at a predetermined pitch in the running direction of bit line. A plurality of second field regions are formed adjacent to and parallel to the rows formed by the plurality of first field regions, and formed at the same pitch as above. The first field regions and the second field regions are formed shifted from each other by 1/4 pitch in the running direction of bit line. A stacked-type capacitor having bit line buried under cell plate electrode is provided in the first field regions and the second field regions.Type: GrantFiled: October 14, 1993Date of Patent: November 15, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 5364811Abstract: A dynamic random access memory (DRAM) is disclosed that can effectively prevent the formation of steps in the boundary region of a memory cell array 101 and a peripheral circuit 102, even in high integrated devices. This DRAM includes a double peripheral wall 20 of peripheral walls 20a and 20b at the boundary region of the memory cell array 101 and the peripheral circuit 102 of a P type silicon substrate 1, extending vertically upwards from the P type silicon substrate 1. The upper surfaces of the devices formed on the memory cell array and the peripheral circuit 102 in forming devices on the memory cell array 101 and the peripheral circuit 102 are substantially planarized, by virture of the double peripheral wall 20, to effectively prevent steps from being generated in the boundary region of the memory cell array 101 and the peripheral circuit 102, even in high integrated devices.Type: GrantFiled: February 16, 1993Date of Patent: November 15, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Natsuo Ajika, Hideaki Arima, Kaoru Motonami, Atsushi Hachisuka, Tomonori Okudaira
-
Patent number: 5323049Abstract: In a semiconductor apparatus, a first conductive interconnection layer and a second conductive interconnection layer are formed respectively on a lower surface and a higher surface of an interlayer insulation film interposing a step-like portion therebetween by employing different photolithography and etching. A dummy interconnection is provided directly beneath the second conductive interconnection layer in the vicinity of the step-like portion. The first and second conductive interconnection layers and are electrically connected to each other by a conductive layer formed directly on the dummy interconnection in a region including the step-like portion to extend over the surface of a silicon substrate. Consequently, even if the step-like portion is larger than depth of focus, the first and second conductive interconnection layers are precisely patterned within depth of focus.Type: GrantFiled: April 28, 1992Date of Patent: June 21, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 5309023Abstract: A contact structure for interconnection in semiconductor devices provides electrical contact between an impurity-diffused region formed in a silicon substrate and a polycrystalline silicon layer through a contact hole. The contact structure for interconnection comprises the silicon substrate, the impurity-diffused region, an insulating oxide film, the interconnection layer formed of a polycrystalline silicon layer containing impurities. The impurity-diffused region is formed in a main surface of the silicon substrate as a source/drain region of an MOS transistor. The insulating oxide film has a contact hole formed therethrough to reach a surface of this impurity-diffused region. A sidewall layer of polycrystalline silicon is formed on the bottom peripheral edge of the contact hole. The interconnection layer is formed on the sidewall layer of polycrystalline silicon and over the insulating oxide film to get contact with the surface of the impurity-diffused region exposed by the contact hole.Type: GrantFiled: May 26, 1992Date of Patent: May 3, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kaoru Motonami, Katumi Suizu