Patents by Inventor Karen L. Walker
Karen L. Walker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6369855Abstract: An improved audio-visual circuit is provided that includes a transport packet parsing circuit for receiving a transport data packet stream, a CPU circuit for initializing said integrated circuit and for processing portions of said data packet stream, a ROM circuit for storing data, a RAM circuit for storing data, an audio decoder circuit for decoding audio portions of said data packet stream, a video decoder circuit for decoding video portions of said data packet stream, an NTSC/PAL encoding circuit for encoding video portions of said data packet stream, an OSD coprocessor circuit for processing OSD portions of said data packets, a traffic controller circuit moving portions of said data packet stream between portions of said integrated circuit, an extension bus interface circuit, a P1394 interface circuit, a communication coprocessors circuit, an address bus connected to said circuits, and a data bus connected to said circuits.Type: GrantFiled: October 31, 1997Date of Patent: April 9, 2002Assignee: Texas Instruments IncorporatedInventors: Gerard Chauvel, Serge Lasserre, Mario Giani, Tiemen Spits, Gerard Benbassat, Frank L. Laczko, Sr., Y. Paul Chiang, Karen L. Walker, Mark E. Paley, Brian O. Chae
-
Patent number: 6310657Abstract: An on-screen display system in which a CPU generates windows in a working memory space also provides for real time calculation of window addresses in the working memory space. This can eliminate the need for a separate frame buffer memory.Type: GrantFiled: October 4, 2000Date of Patent: October 30, 2001Assignee: Texas Instruments IncorporatedInventors: Gerard Chauvel, Serge Lasserre, Mario Giani, Tiemen Spits, Gerard Benbassat, Frank L. Laczko, Sr., Y. Paul Chiang, Karen L. Walker, Mark E. Paley, Brian O. Chae
-
Patent number: 5963596Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: May 16, 1997Date of Patent: October 5, 1999Assignee: Texas Instruments IncorporatedInventors: Gerard Benbassat, Frank L. Laczko, Sr., Stephen H. Li, Karen L. Walker, Shiu Wai Kam
-
Patent number: 5845239Abstract: An audio data processing system having a control processor coupled to an execution controller through a bus is provided. The control processor serves as a master processor to control the operation of the execution controller which in turn controls the execution of a multiplier accumulator. An ancillary data handler is provided to retrieve ancillary data from an input first in/first out (FIFO) buffer. Audio data is retrieved from the input buffer by the control processor and processed data is output through an output block.Type: GrantFiled: November 4, 1997Date of Patent: December 1, 1998Assignee: Texas Instruments IncorporatedInventors: Frank L. Laczko, Sr., Karen L. Walker
-
Patent number: 5729556Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: April 26, 1993Date of Patent: March 17, 1998Assignee: Texas InstrumentsInventors: Gerard Benbassat, Frank L. Laczko, Sr., Stephen H. Li, Karen L. Walker, Shiu Wai Kam
-
Patent number: 5657454Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: June 7, 1995Date of Patent: August 12, 1997Assignee: Texas Instruments IncorporatedInventors: Gerard Benbassat, Frank L. Laczko, Sr., Stephen H. Li, Karen L. Walker, Shiu Wai Kam
-
Patent number: 5644310Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: June 7, 1995Date of Patent: July 1, 1997Assignee: Texas Instruments IncorporatedInventors: Frank L. Laczko, Sr., Gerard Benbassat, Kenneth R. Cyr, Stephen H. Li, Shiu Wai Kam, Karen L. Walker, Jonathan L. Rowlands
-
Patent number: 5568495Abstract: An audio data processing system (10) is described which comprises a control processor (12) coupled to an execution controller (22) through a bus (21). The control processor (12) serves as a master processor to control the operation of the execution controller (22) which in turn controls the operation of a multiplier accumulator (28). An ancillary data handler (20) is provided to retrieve ancillary data from an input FIFO buffer (18). Audio data is retrieved from the input FIFO buffer (18) by the control processor (12) and processed audio data is output through an output block (30).Type: GrantFiled: June 7, 1995Date of Patent: October 22, 1996Assignee: Texas Instruments IncorporatedInventors: Frank L. Laczko, Sr., Karen L. Walker
-
Patent number: 5425061Abstract: A data processing system (10) is described which comprises an integrated decoder circuit (12) comprising an input buffer (14) and an error signal generator circuit ( 18 ) . The error signal generator circuit ( 18 ) generates a pulse width modulated error signal output to a clock processing circuit (20). The clock processing circuit (20) may comprise a low pass filter (24) and a variable oscillator (26). The clock processing circuit (20) supplies a clock signal to a digital-to-analog converter (16). The digital-to-analog converter (16) uses the clock signal to correctly track the bit rate for the encoded bit stream received by decoder system (12).Type: GrantFiled: June 7, 1993Date of Patent: June 13, 1995Assignee: Texas Instruments IncorporatedInventors: Frank L. Laczko, Sr., Karen L. Walker