Patents by Inventor Karim-Thomas Taghizadeh-Kaschani
Karim-Thomas Taghizadeh-Kaschani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220311242Abstract: An IC, comprising a first rail supply, a second rail supply, an external pad coupled to one of the first rail supply and the second rail supply, and an ESD protection circuit coupled to the external pad. The ESD protection circuit includes a slew rate detector coupled to the external pad, an amplifier coupled to an output of the slew rate detector, a one-shot coupled to an output of the amplifier, and a clamp circuit coupled an output of the one-shot.Type: ApplicationFiled: March 25, 2022Publication date: September 29, 2022Inventors: Karim Thomas Taghizadeh Kaschani, Michael Lüders, Cetin Kaya
-
Patent number: 11177650Abstract: An overvoltage protection circuit includes an input terminal, an output terminal, a clamp transistor, and a selector circuit. The clamp transistor is configured to control current flow between the input terminal and the output terminal. The clamp transistor includes a first terminal coupled to the input terminal, a second terminal coupled to the output terminal. The selector circuit is configured to control a resistance of the clamp transistor based on a voltage at the input terminal. The selector circuit includes a first terminal coupled to the first terminal of the clamp transistor, a second terminal coupled to the second terminal of the clamp transistor, and a third terminal coupled to a third terminal of the clamp transistor.Type: GrantFiled: August 9, 2019Date of Patent: November 16, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Karthikeyan Krishnamourthy, Viola Schaffer, Karim Thomas Taghizadeh Kaschani
-
Patent number: 11177251Abstract: An electronic circuit includes an electronic device, an input/output terminal, and a protection device. The electronic device includes a signal terminal to receive an input signal. The input/output terminal is configured to receive the input signal from a source external to the electronic circuit. The protection device is coupled to the electronic device and to the input/output terminal. The protection device is configured to protect the electronic device from voltage of the input signal exceeding a threshold. The protection device includes a first semiconductor region, a first contact, and a second contact. The first contact connects the first semiconductor region to the input/output terminal. The second contact connects the first semiconductor region to the signal terminal of the electronic device.Type: GrantFiled: February 4, 2020Date of Patent: November 16, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Robert Callaghan Taft, Tobias Hoehn, Karim Thomas Taghizadeh Kaschani
-
Patent number: 11121210Abstract: A semiconductor device includes a substrate having a semiconductor surface doped a second dopant type with a buried layer (BL) doped a first dopant type. First, second and third well regions doped the second dopant type are on top of the BL. Second doped regions doped the first dopant type on top of and contacting the BL arraigned as a first well ring and second well ring are around the first and third well regions respectively. At least one high-injection component including the first well region is surrounded by the first well ring. At least one component including the third well region is surrounded by the second well ring. An npn or pnp guard wall pocket including a wall of the first and second well rings, and the second well region is between the high-injection component and the component.Type: GrantFiled: September 4, 2019Date of Patent: September 14, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Karim-Thomas Taghizadeh Kaschani, Antonio Gallerano
-
Publication number: 20210044105Abstract: An overvoltage protection circuit includes an input terminal, an output terminal, a clamp transistor, and a selector circuit. The clamp transistor is configured to control current flow between the input terminal and the output terminal. The clamp transistor includes a first terminal coupled to the input terminal, a second terminal coupled to the output terminal. The selector circuit is configured to control a resistance of the clamp transistor based on a voltage at the input terminal. The selector circuit includes a first terminal coupled to the first terminal of the clamp transistor, a second terminal coupled to the second terminal of the clamp transistor, and a third terminal coupled to a third terminal of the clamp transistor.Type: ApplicationFiled: August 9, 2019Publication date: February 11, 2021Inventors: Karthikeyan KRISHNAMOURTHY, Viola SCHAFFER, Karim Thomas TAGHIZADEH KASCHANI
-
Patent number: 10896906Abstract: An electrostatic discharge (ESD) protection circuit includes a snapback ESD protection device and an ESD tail current clamp circuit. The snapback ESD protection device is configured to shunt current of an ESD event to a voltage reference. The ESD tail current clamp circuit is connected in parallel with the snapback ESD protection device. The ESD tail current clamp circuit is configured to shunt tail current of the ESD event to the voltage reference while the snapback ESD protection device is disabled.Type: GrantFiled: November 30, 2017Date of Patent: January 19, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Karim Thomas Taghizadeh Kaschani
-
Publication number: 20200176440Abstract: An electronic circuit includes an electronic device, an input/output terminal, and a protection device. The electronic device includes a signal terminal to receive an input signal. The input/output terminal is configured to receive the input signal from a source external to the electronic circuit. The protection device is coupled to the electronic device and to the input/output terminal. The protection device is configured to protect the electronic device from voltage of the input signal exceeding a threshold. The protection device includes a first semiconductor region, a first contact, and a second contact. The first contact connects the first semiconductor region to the input/output terminal. The second contact connects the first semiconductor region to the signal terminal of the electronic device.Type: ApplicationFiled: February 4, 2020Publication date: June 4, 2020Inventors: Robert Callaghan TAFT, Tobias HOEHN, Karim Thomas TAGHIZADEH KASCHANI
-
Patent number: 10593661Abstract: An electronic circuit includes an electronic device, an input/output terminal, and a protection device. The electronic device includes a signal terminal to receive an input signal. The input/output terminal is configured to receive the input signal from a source external to the electronic circuit. The protection device is coupled to the electronic device and to the input/output terminal. The protection device is configured to protect the electronic device from voltage of the input signal exceeding a threshold. The protection device includes a first semiconductor region, a first contact, and a second contact. The first contact connects the first semiconductor region to the input/output terminal. The second contact connects the first semiconductor region to the signal terminal of the electronic device.Type: GrantFiled: November 29, 2017Date of Patent: March 17, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Robert Callaghan Taft, Tobias Hoehn, Karim Thomas Taghizadeh Kaschani
-
Publication number: 20200006474Abstract: A semiconductor device includes a substrate having a semiconductor surface doped a second dopant type with a buried layer (BL) doped a first dopant type. First, second and third well regions doped the second dopant type are on top of the BL. Second doped regions doped the first dopant type on top of and contacting the BL arraigned as a first well ring and second well ring are around the first and third well regions respectively. At least one high-injection component including the first well region is surrounded by the first well ring. At least one component including the third well region is surrounded by the second well ring. An npn or pnp guard wall pocket including a wall of the first and second well rings, and the second well region is between the high-injection component and the component.Type: ApplicationFiled: September 4, 2019Publication date: January 2, 2020Inventors: KARIM-THOMAS TAGHIZADEH KASCHANI, ANTONIO GALLERANO
-
Patent number: 10439024Abstract: A semiconductor device includes a substrate having a semiconductor surface doped a second dopant type with a buried layer (BL) doped a first dopant type. First, second and third well regions doped the second dopant type are on top of the BL. Second doped regions doped the first dopant type on top of and contacting the BL arraigned as a first well ring and second well ring are around the first and third well regions respectively. At least one high-injection component including the first well region is surrounded by the first well ring. At least one component including the third well region is surrounded by the second well ring. An npn or pnp guard wall pocket including a wall of the first and second well rings, and the second well region is between the high-injection component and the component.Type: GrantFiled: June 13, 2016Date of Patent: October 8, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Karim-Thomas Taghizadeh Kaschani, Antonio Gallerano
-
Publication number: 20190164953Abstract: An electrostatic discharge (ESD) protection circuit includes a snapback ESD protection device and an ESD tail current clamp circuit. The snapback ESD protection device is configured to shunt current of an ESD event to a voltage reference. The ESD tail current clamp circuit is connected in parallel with the snapback ESD protection device. The ESD tail current clamp circuit is configured to shunt tail current of the ESD event to the voltage reference while the snapback ESD protection device is disabled.Type: ApplicationFiled: November 30, 2017Publication date: May 30, 2019Inventor: Karim Thomas TAGHIZADEH KASCHANI
-
Publication number: 20180254269Abstract: An electronic circuit includes an electronic device, an input/output terminal, and a protection device. The electronic device includes a signal terminal to receive an input signal. The input/output terminal is configured to receive the input signal from a source external to the electronic circuit. The protection device is coupled to the electronic device and to the input/output terminal. The protection device is configured to protect the electronic device from voltage of the input signal exceeding a threshold. The protection device includes a first semiconductor region, a first contact, and a second contact. The first contact connects the first semiconductor region to the input/output terminal. The second contact connects the first semiconductor region to the signal terminal of the electronic device.Type: ApplicationFiled: November 29, 2017Publication date: September 6, 2018Inventors: Robert Callaghan TAFT, Tobias HOEHN, Karim Thomas TAGHIZADEH KASCHANI
-
Publication number: 20170358570Abstract: A semiconductor device includes a substrate having a semiconductor surface doped a second dopant type with a buried layer (BL) doped a first dopant type. First, second and third well regions doped the second dopant type are on top of the BL. Second doped regions doped the first dopant type on top of and contacting the BL arraigned as a first well ring and second well ring are around the first and third well regions respectively. At least one high-injection component including the first well region is surrounded by the first well ring. At least one component including the third well region is surrounded by the second well ring. An npn or pnp guard wall pocket including a wall of the first and second well rings, and the second well region is between the high-injection component and the component.Type: ApplicationFiled: June 13, 2016Publication date: December 14, 2017Inventors: KARIM-THOMAS TAGHIZADEH KASCHANI, ANTONIO GALLERANO
-
Patent number: 7778349Abstract: A method and an apparatus for transmitting information contained in a transmission signal via at least one channel includes a number of processing steps at the transmitter end. At least one pulse sequence with at least one pulse is produced as stipulated by the transmission signal. The pulse sequence is output to the at least one channel. The channel is monitored for the presence of an interference signal. If an interference signal is detected on the channel, the pulse sequence is repeated.Type: GrantFiled: January 18, 2008Date of Patent: August 17, 2010Assignee: Infineon Technologies AGInventor: Karim-Thomas Taghizadeh-Kaschani
-
Patent number: 7457373Abstract: A receiver circuit contains first and second inputs for feeding in first and second input signals, and an output generating an output signal dependent on the input signals. A detector circuit has a first and second signal detectors connected to the first and second inputs, respectively. The signal detectors compare amplitudes of the input signals in each case with a detection threshold and in each case provide a detector output signal. The signal detectors each have a control input for setting the detection threshold, and the control input of the first signal detector is coupled to an output of the second signal detector and the control input of the second signal detector is coupled to an output of the first signal detector. A signal processing circuit receives the detector output signals and generates the output signal according to the detector output signals.Type: GrantFiled: September 23, 2003Date of Patent: November 25, 2008Assignee: Infineon Technologies AGInventor: Karim-Thomas Taghizadeh-Kaschani
-
Patent number: 7426239Abstract: A method and an apparatus for transmitting information contained in a transmission signal via at least one channel includes a number of processing steps at the transmitter end. At least one pulse sequence with at least one pulse is produced as stipulated by the transmission signal. The pulse sequence is output to the at least one channel. The channel is monitored for the presence of an interference signal. If an interference signal is detected on the channel, the pulse sequence is repeated.Type: GrantFiled: July 3, 2003Date of Patent: September 16, 2008Assignee: Infineon Technologies AGInventor: Karim-Thomas Taghizadeh-Kaschani
-
Patent number: 7417301Abstract: The invention relates to a semiconductor component having a coreless first transformer (71, 72) which comprises a first (71) and a second (72) planar winding, is arranged on a semiconductor body 9 and is surrounded in the lateral direction by a protective ring (1, 2). The protective ring (1, 2) has metal portions (1a-1d), of which the top metal portion (1a) is further apart of the first planar winding (71) in the lateral direction than the protective ring (1b) which is second from top.Type: GrantFiled: March 25, 2005Date of Patent: August 26, 2008Assignee: Infineon Technologies AGInventor: Karim-Thomas Taghizadeh-Kaschani
-
Publication number: 20080130781Abstract: A method and an apparatus for transmitting information contained in a transmission signal via at least one channel includes a number of processing steps at the transmitter end. At least one pulse sequence with at least one pulse is produced as stipulated by the transmission signal. The pulse sequence is output to the at least one channel. The channel is monitored for the presence of an interference signal. If an interference signal is detected on the channel, the pulse sequence is repeated.Type: ApplicationFiled: January 18, 2008Publication date: June 5, 2008Applicant: INFINEON TECHNOLOGIES AGInventor: Karim-Thomas Taghizadeh-Kaschani
-
Patent number: 7221713Abstract: A method for transmitting a digital data word, and an apparatus for carrying out the method, include the following processing steps: First, the data word is converted into a first serial differential data sequence which contains the information in at least one initialization bit and in the data bits of the data word in time with a clock signal. The data word is also converted into a second serial differential data sequence which contains the information in at least one initialization bit and in the data bits of an inverted data word, obtained by inverting the data word, in time with the clock signal. Next, the first differential data sequence is transmitted via a first data channel, and the second differential data sequence is transmitted via a second data channel.Type: GrantFiled: April 15, 2003Date of Patent: May 22, 2007Assignee: Infineon Technologies AGInventor: Karim-Thomas Taghizadeh-Kaschani
-
Patent number: 7193200Abstract: The invention relates to a receiver arrangement for a push-pull transmission method. First and second signal detectors, to which a first input signal is fed provide first and second detector signals depending on a comparison of the first input signal with a detector threshold. Third and fourth signal detectors, to which a second input signal is fed provide third and fourth detector signals depending on a comparison of the second input signal with a detector threshold. The first and third detector signals are respectively fed to a data input of a first and second buffer store. The second and fourth detector signals are respectively fed to a reset input of the first and second buffer store. The first and second buffer store are designed for buffer-storing signal pulses contained in the first and second detector signals and forwarding them to a respective output for subsequent further processing in time-delayed fashion after a first delay duration.Type: GrantFiled: March 17, 2005Date of Patent: March 20, 2007Assignee: Infineon Techologies AGInventors: Karim-Thomas Taghizadeh-Kaschani, Jose Maria Martinez