Patents by Inventor Karl J. Duvalsaint
Karl J. Duvalsaint has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8121363Abstract: The system permits sharing both thermographic image processing and visualization across a single universal platform, thus allowing for sharing of processor resources and visualization of thermographic images on a variety of imaging (client) devices without high-performance graphical display cards. In a typical embodiment, a (e.g., medical) thermographic image 2D linear registration algorithm is implemented on a Cell Broadband Engine processor, which has nine processor cores on a chip and has a 4-way SIMD unit for each core. This multi-core processor technological advancement allows for the development of a thermographic image processing system that is used for thermographic image capturing modalities. A platform is used to provide a generalized medical thermographic image capturing and processing system, which handles different types of medical thermographic image apparatuses on a single data processing platform.Type: GrantFiled: June 12, 2008Date of Patent: February 21, 2012Assignee: International Business Machines CorporationInventors: Ndubuisi Chiakpo, Karl J. Duvalsaint, Moon J. Kim
-
Publication number: 20100207585Abstract: The present invention provides way to reserve power for electronic devices such as mobile devices. Specifically, under the present invention, a user can establish and/or change a setting/threshold corresponding to an amount of (battery) power available to the electronic device to be held in reserve. The setting can be a percentage of total available power (e.g., n %). Once set, this amount of power is held in reserve and is unavailable for use by the electronic device. Before to the total power available to the device is reduced to the amount of power set by the user (e.g., 1-n %), an alert will be issued. If the user wishes to use the power held in reserve, the user can input a previously established reserve power access code amount that will make the reserve power available to the electronic device.Type: ApplicationFiled: February 19, 2009Publication date: August 19, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Moon J. Kim
-
Publication number: 20100131712Abstract: Specifically, under the present invention, a cache memory unit can be designated as a pseudo cache memory unit for another cache memory unit within a common hierarchal level. For example, in case of cache miss at cache memory unit “X” on cache level L2 of a hierarchy, a request is sent to a cache memory unit on cache level L3 (external), as well as one or more other cache memory units on cache level L2. The L2 level cache memory units return search results as a hit or a miss. They typically do not search L3 nor write back with the L3 result even (e.g., if it the result is a miss). To this extent, only the immediate origin of the request is written back with L3 results, if all L2s miss.Type: ApplicationFiled: November 21, 2008Publication date: May 27, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Daeik Kim, Moon J. Kim
-
Publication number: 20100131717Abstract: This invention describes an apparatus, computer architecture, memory structure, memory control, and cache memory operation method for multi-core processor. A logic core bypasses immediate cache memory units with low yield or deadly performance. The core mounts (multiple) cache unit(s) that might already be in use by other logic cores. Selected cache memory units serve multiple logic cores with the same contents. The shared cache memory unit(s) serves all the mounting cores with cache search, hit, miss, and write back functions. The method recovers a logic core whose cache memory block is not operational by sharing cache memory blocks which might already engage other logic cores. The method is used to improve reliability and performance of the remaining system.Type: ApplicationFiled: November 21, 2008Publication date: May 27, 2010Applicant: International Business Machines CorporationInventors: Dan P. Dumarot, Karl J. Duvalsaint, Daeik Kim, Moon J. Kim, Eugene B. Risi
-
Publication number: 20100131713Abstract: Specifically, under the present invention an available on-chip memory is coupled to another logic core or memory (e.g., cache) unit using a set of cache managers. Specifically, each cache manager is coupled to the input and output of a cache memory unit. This allows the assigned memory to become an extension of the same level cache, next level cache memory, or memory buffer. This also allows the recovery of a memory block whose logic core is not operational, and is used to improve cache memory performance of the system.Type: ApplicationFiled: November 21, 2008Publication date: May 27, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Daeik Kim, Moon J. Kim
-
Publication number: 20100131716Abstract: This invention describes an apparatus, computer architecture, memory structure, memory control, and cache memory operation method for multi-core processor. A logic core shares requests when faced with immediate cache memory units having low yield or deadly performance. The core mounts (multiple) cache unit(s) that might already be in use by other logic cores. Selected cache memory units serve multiple logic cores with the same contents. The shared cache memory unit(s) serves all the mounting cores with cache search, hit, miss, and write back functions. The method recovers a logic core whose cache memory block is not operational by sharing cache memory blocks which might already engage other logic cores. The method is used to improve reliability and performance of the remaining system.Type: ApplicationFiled: November 21, 2008Publication date: May 27, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Daeik Kim, Moon J. Kim
-
Publication number: 20100082938Abstract: This disclosure describes an apparatus, computer architecture, method, operating system, compiler, and application program products for MPEs as well as virtualization across physical boundaries that define physical partitions in a symmetric MCP. Among other things, the disclosure is applied to a generic microprocessor architecture with a set (e.g., one or more) of controlling/main processing elements (e.g., MPEs) and a set of groups of sub-processing elements (e.g., SPEs). The arrangement also enables MPEs to delegate functionality to one or more groups of SPEs such that those group(s) of SPEs may act as pseudo MPEs. Such delegation may occur across the physical boundaries. Regardless, the pseudo MPEs may utilize pseudo virtualized control threads to control the behavior of other groups of SPEs also across physical boundaries.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Harm P. Hofstee, Daeik Kim, Moon J. Kim
-
Publication number: 20100082942Abstract: Among other things, the disclosure is applied to a generic microprocessor architecture with a set (e.g., one or more) of controlling/main processing elements (e.g., MPEs) and a set of groups of sub-processing elements (e.g., SPEs). Under this arrangement, MPEs and SPEs are organized in a way that a smaller number MPEs control the behavior of a group of SPEs using program code embodied as a set of virtualized control threads. The apparatus includes a MCP coupled to a power supply coupled with cores to provide a supply voltage to each core (or core group) and controlling-digital elements and multiple instances of sub-processing elements. In accordance with these features, virtualized control threads can traverse the physical boundaries of the MCP to control SPE(s) (e.g., logical partitions having one or more SPEs) in a different physical partition (e.g., different from the physical partition from which the virtualized control threads originated.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Harm P. Hofstee, Daeik Kim, Moon J. Kim
-
Publication number: 20100082941Abstract: The disclosure is applied to a generic microprocessor architecture with a set (e.g., one or more) of controlling elements (e.g., MPEs) and a set of groups of sub-processing elements (e.g., SPEs). Under this arrangement, MPEs and SPEs are organized in a way that a smaller number MPEs control the behavior of a group of SPEs using program code embodied as a set of virtualized control threads. The arrangement also enables MPEs delegate functionality to one or more groups of SPEs such that those group(s) of SPEs will act as pseudo MPEs. The pseudo MPEs will utilize pseudo virtualized control threads to control the behavior of other groups of SPEs. In a typical embodiment, the apparatus includes a MCP coupled to a power supply coupled with cores to provide a supply voltage to each core (or core group) and controlling-digital elements and multiple instances of sub-processing elements.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Karl J. Duvalsaint, Harm P. Hofstee, Daeik Kim, Moon J. Kim
-
Publication number: 20100064156Abstract: This invention describes an apparatus, computer architecture, method, operating system, compiler, and application program products for MPEs as well as virtualization in a symmetric MCP. The disclosure is applied to a generic microprocessor architecture with a set (e.g., one or more) of controlling elements (e.g., MPEs) and a set of groups of sub-processing elements (e.g., SPEs). Under this arrangement, MPEs and SPEs are organized in a way that a smaller number MPEs control the behavior of a group of SPEs. The apparatus enables virtualized control threads within MPEs to be assigned to different groups of SPEs for controlling the same. The apparatus further includes a MCP coupled to a power supply coupled with cores to provide a supply voltage to each core (or core group) and controlling-digital elements and multiple instances of sub-processing elements.Type: ApplicationFiled: September 11, 2008Publication date: March 11, 2010Inventors: Karl J. Duvalsaint, Harm P. Hofstee, Daeik Kim, Moon J. Kim
-
Publication number: 20090310815Abstract: The system permits sharing both thermographic image processing and visualization across a single universal platform, thus allowing for sharing of processor resources and visualization of thermographic images on a variety of imaging (client) devices without high-performance graphical display cards. In a typical embodiment, a (e.g., medical) thermographic image 2D linear registration algorithm is implemented on a Cell Broadband Engine processor, which has nine processor cores on a chip and has a 4-way SIMD unit for each core. This multi-core processor technological advancement allows for the development of a thermographic image processing system that is used for thermographic image capturing modalities. A platform is used to provide a generalized medical thermographic image capturing and processing system, which handles different types of medical thermographic image apparatuses on a single data processing platform.Type: ApplicationFiled: June 12, 2008Publication date: December 17, 2009Inventors: Ndubuisi Chiakpo, Karl J. Duvalsaint, Moon Ju Kim
-
Publication number: 20080091484Abstract: A method for client workload characterization in a zSeries benchmark center environment. The method includes collecting client characterization data (CCCD). The method concludes with calibrating a large system performance reference (LSPR) relative to the client characterization data.Type: ApplicationFiled: October 11, 2006Publication date: April 17, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Aaron Ortiz Araujo, Karl J. Duvalsaint, Terence A. Ford, Gary M. King, Clarisse A. Taaffe-Hedglin