Abstract: A display article is described herein that includes: a substrate comprising a thickness and primary surface; a diffractive surface region defined by the primary surface; and an antireflective coating disposed on the diffractive surface region. The diffractive surface region comprises structural features that comprise different heights in a multimodal distribution. The substrate exhibits a sparkle of <4%, and a transmittance haze of <20%, each from an incident angle of 0°. The antireflection coating comprises a plurality of alternating high refractive index and low refractive index layers. Further, each of the low index layers comprises a refractive index of ?about 1.8, and each of the high index layers comprises a refractive index of >1.8. The article exhibits a first-surface average visible specular reflectance of less than 0.2% at an incident angle of 20°, and a maximum hardness of ?8 GPa in a Berkovich Indenter Hardness Test.

Abstract: An article that includes: an inorganic oxide substrate having opposing major surfaces; and an optical film structure disposed on a first major surface of the substrate, the optical film structure comprising one or more of a silicon-containing oxide, a silicon-containing nitride and a silicon-containing oxynitride and a physical thickness from about 50 nm to less than 500 nm. The article exhibits a hardness of 8 GPa or greater measured at an indentation depth of about 100 nm or a maximum hardness of 9 GPa or greater measured over an indentation depth range from about 100 nm to about 500 nm, the hardness and the maximum hardness measured by a Berkovich Indenter Hardness Test. Further, the article exhibits a single-side photopic average reflectance that is less than 1%.

Abstract: The present disclosure provides compositions and methods for improved pre-targeted radioimmunotherapeutics (PRIT) to treat various hematological disorders, such as B cell hyperproliferative disorders and solid tumors. The disclosed compositions include bispecific antibody compositions having a first domain that specifically bind to an antigen such as CD38, BCMA, Muc1, GPRC5D, or Slam7, and a second domain that specifically binds to a radioactive ligand. Methods include administering the disclosed bispecific antibody reagent and separately administering the radioactive ligand. In some embodiments, a clearing agent is also administered. In some embodiments, the therapeutic methods comprise administering a combination of two or more bispecific antibody reagents. In some embodiments, an enhancing agent, such as ATRA, gamma secretase inhibitor, or dextramethasone, is also administered to enhance expression of the target antigen on the target cells.

Abstract: A display article is described herein that includes: a substrate comprising a thickness and a primary surface; a textured surface region; and an antireflective coating disposed on the textured surface region. The textured surface region comprises structural features and an average texture height (Rtext) from 50 nm to 300 nm. The substrate exhibits a sparkle of less than 5%, as measured by PPD140, and a transmittance haze of less than 40%, at a 0° incident angle. The antireflective coating comprises alternating high refractive index and low refractive index layers. Each of the low index layers comprises a refractive index of less than or equal to 1.8, and each of the high index layers comprises a refractive index of greater than 1.8. The article also exhibits a first-surface average photopic specular reflectance (% R) of less than 0.3% at any incident angle from about 5° to 20° from normal at visible wavelengths.

Abstract: A transparent article is described herein that includes: a glass-ceramic substrate comprising first and second primary surfaces opposing one another and a crystallinity of at least 40% by weight; and an optical film structure disposed on the first primary surface. The optical film structure comprises a plurality of alternating high refractive index (RI) and low RI layers and a scratch-resistant layer. The article also exhibits an average photopic transmittance of greater than 80% and a maximum hardness of greater than 10 GPa, as measured by a Berkovich Hardness Test over an indentation depth range from about 100 nm to about 500 nm. The glass-ceramic substrate comprises an elastic modulus of greater than 85 GPa and a fracture toughness of greater than 0.8 MPa·?m. Further, the optical film structure exhibits a residual compressive stress of ?700 MPa and an elastic modulus of ?140 GPa.

Abstract: An article is described herein that includes an optical coating on both a first portion and a second portion of a first major surface of a substrate. The first portion and the second portion face in different directions. The optical coating forms an anti-reflective surface, has a total thickness of less than 1000 nm, and is thicker over the first portion than over the second portion. The optical coating exhibits a first surface reflected color characterized by International Commission on Illumination (“CIE”) L*a*b* color space values of: (i) a*, from ?6.0 to +4.5, and (ii) b*, from ?11.0 to +6.0 at all viewing angles within a range of from 0 degrees to 10 degrees relative to a normal of the first major surface at both (i) the first portion and (ii) the second portion where the total thickness of the optical coating is 75% to 90% of the maximum value of the total thickness.

Abstract: Various embodiments of the invention allow for improving measurement accuracy of monitoring devices, for example, to accurately determine speed from motion data measured by an accelerometer. In certain embodiments, this is accomplished by applying a classification process that resembles a random forest classification to recorded sample data to detect similarities to features associated with data for a known speed type, classifying sample data into speed types, and finally averaging the speed types to obtain a high accuracy estimate value for a final speed.

Abstract: Described herein are systems and methods for low-power voltage sensor circuits and current sensor circuits using an optically coupled isolator. In various embodiments, opto-couplers replace bulky transformers that are used in common designs. In embodiments, an optically coupled isolator is used as a power gate to reduce power consumption. Further power savings may be obtained by selecting appropriate phototransistors and adjustable bias resistors to set the forward current of a photodiode as small as functionally possible to reduce battery discharge while providing sufficient gain for the optical transistor. In certain embodiments, the bias voltage point may be chosen to be at the turn-on voltage of the photodiode. In embodiments, power consumption of the voltage and current sensors may be adjusted by adjusting the frequency of a power-gating control signal, which may be controlled by a microcontroller.

Abstract: A touch detection apparatus is provided, in which a touch panel is implemented with four surrounding edges. Three of the edges are embedded with retro-reflection materials. Light sources and pinholes are deployed on both corners of the touch panel, allowing reflections from the three edges to be projected on light sensors through the pinhole. The images projected on the light sensors are analyzed to determine coordinates of one or more contact points on the touch panel.

Abstract: An integrated circuit memory includes multiple memory banks grouped into repair groups Group0, Group1. One memory has redundant rows which can be used to substitute for a defective row found within any of the memory banks within the common repair group concerned. Redundant columns of memory cells may be substituted for defective columns by multiplexing circuitry. This multiplexing circuitry shifts the bit lines selected to form part of a bit group to access a given data bit by an amount less than the multiplexing width being supported by that multiplexing circuitry thereby reducing the number of redundant columns which need be provided.

Abstract: A touch detection apparatus is provided, in which a touch panel is implemented with four surrounding edges. Three of the edges are embedded with retro-reflection materials. Light sources and pinholes are deployed on both corners of the touch panel, allowing reflections from the three edges to be projected on light sensors through the pinhole. The images projected on the light sensors are analyzed to determine coordinates of one or more contact points on the touch panel.

Abstract: An integrated circuit memory is described having multiple memory banks which are grouped into repair groups Group0, Group1. One of the memory banks is provided with redundant rows which can be used to substitute for a defective row found within any of the memory banks within the common repair group concerned. Redundant columns of memory cells are also provided and these may be substituted for defective columns by multiplexing circuitry. This multiplexing circuitry shifts the bit lines which are selected to form part of a bit group to access a given data bit by an amount less than the multiplexing width being supported by that multiplexing circuitry thereby reducing the number of redundant columns which need be provided.

Abstract: A method of converting a static random access memory cell to a read only memory cell and the cell thus converted is disclosed. The cell to be converted comprises a data retention portion powered by a higher and lower voltage supply line and four transistors arranged as two cross coupled inverters. It is converted to a read only memory cell by severing a connection between at least one of said transistors within a first of said two inverters and one of said voltage supply lines such that when powered said first inverter outputs a predetermined value.

Abstract: An integrated circuit memory is described having multiple memory banks which are grouped into repair groups Group0, Group1. One of the memory banks is provided with redundant rows which can be used to substitute for a defective row found within any of the memory banks within the common repair group concerned. Redundant columns of memory cells are also provided and these may be substituted for defective columns by multiplexing circuitry. This multiplexing circuitry shifts the bit lines which are selected to form part of a bit group to access a given data bit by an amount less than the multiplexing width being supported by that multiplexing circuitry thereby reducing the number of redundant columns which need be provided.

Abstract: A method of converting a static random access memory cell to a read only memory cell and the cell thus converted is disclosed. The cell to be converted comprises a data retention portion powered by a higher and lower voltage supply line and four transistors arranged as two cross coupled inverters. It is converted to a read only memory cell by severing a connection between at least one of said transistors within a first of said two inverters and one of said voltage supply lines such that when powered said first inverter outputs a predetermined value.

Abstract: A memory cell includes polysilicon gates 2 running in a first direction. A sequence of layers metal lines includes a layer of bit lines 4 running in a second direction substantially orthogonal to the first direction followed by data lines 6 running in that second direction and then word lines 8 running in the first direction. The data lines 6 are precharged to a value which is held whilst the bit lines 4 are being used to sense data values stored within a memory cell.

Abstract: An integrated circuit memory 2 is described having multiple memory banks 4, 6, 8, 10, 12, 14, 16, 18 which are grouped into repair groups Group0, Group1. One of the memory banks 4, 18 is provided with redundant rows 20, 22 which can be used to substitute for a defective row 30, 32, 34 found within any of the memory banks within the common repair group concerned. Redundant columns of memory cells 60, 62 are also provided and these may be substituted for defective columns 66, 68 by multiplexing circuitry 56, 58. This multiplexing circuitry shifts the bit lines which are selected to form part of a bit group to access a given data bit by an amount less than the multiplexing width being supported by that multiplexing circuitry 56, 58 thereby reducing the number of redundant columns which need be provided.

Abstract: An integrated circuit memory includes memory cells 2 is connected to a power supply Vdd via a power supply control circuit 4. The power supply control circuit includes a first gate 26 and a second gate 28. The first gate 26 is switched by a write assist circuit so as to be non-conductive when writing to the memory cell 2. The second gate 28 is conductive both when writing to the memory cell 2 and when not writing to the memory cell 2. Accordingly, when a write operation is made a relatively high resistance path is formed through the power supply control circuit 4 compared to when writing is not being performed. This increase in the resistance through the power supply control circuit 4 during write operations induces a dip in the virtual supply voltage provided at the supply output of the power supply control circuit 4 in a manner which assist writes to be made.

Abstract: A memory cell is provided having polysilicon gates 2 running in a first direction. A sequence of layers metal lines are provided including layer of bit lines 4 running in a second direction substantially orthogonal to the first direction followed data lines 6 running in that second direction and then word lines 8 running in the first direction. The data lines 6 are precharged to a value which is held whilst the bit lines 4 are being used to sense data values stored within a memory cell.

Abstract: A memory device is provided comprising a memory array consisting of a plurality of memory cells. These memory cells are accessed via a plurality of word lines and a plurality of bit lines. Multiplexer logic is provided which has the plurality of bit lines connected to its inputs, and is arranged to connect one of those inputs to its output dependent on a multiplexer control signal. Decoder logic is responsive to an address to produce the multiplexer control signal and to select one of the word lines, as a result of which a particular memory cell in the memory array identified by the address has its associated bit line connected to the output of a multiplexer logic. Sense amp logic is coupled to the output of the multiplexer logic and has a precharge node used during a sensing operation to detect a stored data state of the particular memory cell.