Patents by Inventor Karthik Chandrasekharan
Karthik Chandrasekharan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10491218Abstract: Systems, circuits, and chips for hardening a latch/flip-flop circuit against soft errors caused by alpha and neutron radiation are provided. As an example, a latch/flip-flop circuit including a switch to selectively couple a capacitor to first and second storage nodes during a hold phase is disclosed.Type: GrantFiled: April 13, 2018Date of Patent: November 26, 2019Assignee: Avago Technologies International Sales Pte. LimitedInventors: Karthik Chandrasekharan, Balaji Narasimham
-
Publication number: 20190319622Abstract: Systems, circuits, and chips for hardening a latch/flip-flop circuit against soft errors caused by alpha and neutron radiation are provided. As an example, a latch/flip-flop circuit including a switch to selectively couple a capacitor to first and second storage nodes during a hold phase is disclosed.Type: ApplicationFiled: April 13, 2018Publication date: October 17, 2019Inventors: Karthik Chandrasekharan, Balaji Narasimham
-
Patent number: 9667251Abstract: A circuit for steering charges generated from ionization radiation away from a latch includes charge steering transistors operating in strong inversion. The charge steering transistors are electrically coupled to other transistors in stacked inverters within the latch. During normal operation, the charge steering transistors are turned on when the other transistors being coupled to are turned off. The charge steering transistors may reduce the negative impact of ionization radiation on the operation of the latch.Type: GrantFiled: January 29, 2016Date of Patent: May 30, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Karthik Chandrasekharan, Balaji Narasimham
-
Patent number: 9143164Abstract: According to an exemplary embodiment, a serializer includes upper and lower shift registers configured to perform a load function where parallel input data is loaded from a parallel input bus and a shift function where the parallel input data is shifted to an output register. The upper shift register is configured to perform the load function while the lower shift register performs the shift function, and the lower shift register is configured to perform the load function while the upper shift register performs the shift function. An output register is configured to alternately receive the parallel input data from the upper shift register and the parallel input data from the lower shift register. The upper and lower shift registers and the output register can comprise scan flip-flops.Type: GrantFiled: August 15, 2013Date of Patent: September 22, 2015Assignee: BROADCOM CORPORATIONInventors: Hua-Feng Chen, Karthik Chandrasekharan, Ramamurthy Gorti, Gregory Djaja, Douglas Smith
-
Patent number: 8723548Abstract: A hysteresis-based logic element design for improved soft error rate with low area/performance overhead. In one embodiment, a hysteresis inverter block including one or more pairs of inverters can be coupled to a logic element to adjust a switching threshold of the logic element.Type: GrantFiled: May 23, 2012Date of Patent: May 13, 2014Assignee: Broadcom CorporationInventors: Karthik Chandrasekharan, Balaji Narasimham, Gregory Djaja
-
Publication number: 20130328704Abstract: According to an exemplary embodiment, a serializer includes upper and lower shift registers configured to perform a load function where parallel input data is loaded from a parallel input bus and a shift function where the parallel input data is shifted to an output register. The upper shift register is configured to perform the load function while the lower shift register performs the shift function, and the lower shift register is configured to perform the load function while the upper shift register performs the shift function. An output register is configured to alternately receive the parallel input data from the upper shift register and the parallel input data from the lower shift register. The upper and lower shift registers and the output register can comprise scan flip-flops.Type: ApplicationFiled: August 15, 2013Publication date: December 12, 2013Applicant: Broadcom CorporationInventors: Hua-Feng Chen, Karthik Chandrasekharan, Ramamurthy Gorti, Gregory Djaja, Douglas Smith
-
Publication number: 20130234753Abstract: A hysteresis-based logic element design for improved soft error rate with low area/performance overhead. In one embodiment, a hysteresis inverter block including one or more pairs of inverters can be coupled to a logic element to adjust a switching threshold of the logic element.Type: ApplicationFiled: May 23, 2012Publication date: September 12, 2013Applicant: BROADCOM CORPORATIONInventors: Karthik Chandrasekharan, Balaji Narasimham, Gregory Djaja
-
Patent number: 8514108Abstract: According to an exemplary embodiment, a serializer includes upper and lower shift registers configured to perform a load function where parallel input data is loaded from a parallel input bus and a shift function where the parallel input data is shifted to an output register. The upper shift register is configured to perform the load function while the lower shift register performs the shift function, and the lower shift register is configured to perform the load function while the upper shift register performs the shift function. An output register is configured to alternately receive the parallel input data from the upper shift register and the parallel input data from the lower shift register. The upper and lower shift registers and the output register can comprise scan flip-flops.Type: GrantFiled: May 25, 2011Date of Patent: August 20, 2013Assignee: Broadcom CorporationInventors: Hua-Feng Chen, Karthik Chandrasekharan, Ramamurthy Gorti, Gregory Djaja, Douglas Smith
-
Publication number: 20120299756Abstract: According to an exemplary embodiment, a serializer includes upper and lower shift registers configured to perform a load function where parallel input data is loaded from a parallel input bus and a shift function where the parallel input data is shifted to an output register. The upper shift register is configured to perform the load function while the lower shift register performs the shift function, and the lower shift register is configured to perform the load function while the upper shift register performs the shift function. An output register is configured to alternately receive the parallel input data from the upper shift register and the parallel input data from the lower shift register. The upper and lower shift registers and the output register can comprise scan flip-flops.Type: ApplicationFiled: May 25, 2011Publication date: November 29, 2012Applicant: BROADCOM CORPORATIONInventors: Hua-Feng Chen, Karthik Chandrasekharan, Ramamurthy Gorti, Gregory Djaja, Douglas Smith
-
Patent number: 8085076Abstract: A disclosed embodiment is a data retention flip flop comprising master and slave circuits that are configured to be turned off when a single sleep mode signal is activated. The disclosed embodiment also comprises an always-on balloon circuit coupled to the master circuit, where the always-on balloon circuit includes a common sub-circuit shared with the master circuit. The master circuit writes into the always-on balloon circuit when the single sleep mode signal is activated, and the master circuit reads from the always-on balloon circuit when the single sleep mode signal is deactivated. The always-on balloon circuits comprises high threshold voltage transistors, while the slave circuit comprises low threshold voltage transistors. The master and slave circuits have no leakage current, or substantially no leakage current, after the single sleep mode signal is activated.Type: GrantFiled: July 3, 2008Date of Patent: December 27, 2011Assignee: Broadcom CorporationInventors: Gregory Djaja, Karthik Chandrasekharan
-
Patent number: 8076965Abstract: A disclosed embodiment is a low leakage data retention flip flop comprising a master circuit for retaining data during sleep mode, wherein the master circuit is configured to receive a reduced supply voltage during the sleep mode. The flip flop includes a slave circuit having low threshold voltage transistors, where the slave circuit is turned off during the sleep mode. In various embodiments, the master circuit might utilize high threshold voltage, standard threshold voltage, or low threshold voltage transistors. Similarly, the slave circuit might utilize high threshold voltage, standard threshold voltage, or low threshold voltage transistors. To begin the sleep mode, the master circuit receives a reduced supply voltage and the slave circuit is coupled to ground and is thus turned off. During the sleep mode, the slave circuit experiences virtually no leakage current, and the master circuit experiences a reduced leakage current.Type: GrantFiled: April 10, 2008Date of Patent: December 13, 2011Assignee: Broadcom CorporationInventors: Gregory Djaja, Mark Slamowitz, Karthik Chandrasekharan
-
Publication number: 20100001774Abstract: A disclosed embodiment is a data retention flip flop comprising master and slave circuits that are configured to be turned off when a single sleep mode signal is activated. The disclosed embodiment also comprises an always-on balloon circuit coupled to the master circuit, where the always-on balloon circuit includes a common sub-circuit shared with the master circuit. The master circuit writes into the always-on balloon circuit when the single sleep mode signal is activated, and the master circuit reads from the always-on balloon circuit when the single sleep mode signal is deactivated. The always-on balloon circuits comprises high threshold voltage transistors, while the slave circuit comprises low threshold voltage transistors. The master and slave circuits have no leakage current, or substantially no leakage current, after the single sleep mode signal is activated.Type: ApplicationFiled: July 3, 2008Publication date: January 7, 2010Applicant: BROADCOM CORPORATIONInventors: Gregory Djaja, Karthik Chandrasekharan
-
Publication number: 20090256608Abstract: A disclosed embodiment is a low leakage data retention flip flop comprising a master circuit for retaining data during sleep mode, wherein the master circuit is configured to receive a reduced supply voltage during the sleep mode. The flip flop includes a slave circuit having low threshold voltage transistors, where the slave circuit is turned off during the sleep mode. In various embodiments, the master circuit might utilize high threshold voltage, standard threshold voltage, or low threshold voltage transistors. Similarly, the slave circuit might utilize high threshold voltage, standard threshold voltage, or low threshold voltage transistors. To begin the sleep mode, the master circuit receives a reduced supply voltage and the slave circuit is coupled to ground and is thus turned off. During the sleep mode, the slave circuit experiences virtually no leakage current, and the master circuit experiences a reduced leakage current.Type: ApplicationFiled: April 10, 2008Publication date: October 15, 2009Applicant: BROADCOM CORPORATIONInventors: Gregory Djaja, Mark Slamowitz, Karthik Chandrasekharan