Patents by Inventor Kashmir S. Sahota
Kashmir S. Sahota has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7208382Abstract: A method and structure is provided for an integrated circuit with a semiconductor substrate having an opening provided therein. A doped high conductivity region is formed from doped material in the opening and a diffused dopant region proximate the doped material in the opening. A structure is over the doped high conductivity region selected from a group consisting of a wordline, a gate, a dielectric layer, and a combination thereof.Type: GrantFiled: May 16, 2002Date of Patent: April 24, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Jeffrey P. Erhardt, Kashmir S. Sahota, Emmanuil Lingunis, Nga-Ching Wong
-
Patent number: 7141502Abstract: A method for Chemical-Mechanical Polishing utilizes a two step process. The first step utilizes a slurry with abrasive particles which become embedded into a conditioned polishing pad having small cavities in the surface. During the second step the slurry flow is discontinued and the final polishing is performed using the embedded small abrasive particles. Using this method dishing has been reduced considerably, and has enabled the fabrication of a Damascene metal gate NMOSFET fabricated with Atomic Layer Deposition (ALD).Type: GrantFiled: September 29, 2003Date of Patent: November 28, 2006Assignee: Advanced Micro Devices, Inc.Inventors: James J. Xie, Kashmir S. Sahota, Richard J. Huang
-
Patent number: 7052969Abstract: A method of manufacturing a planarized semiconductor wafer in which a semiconductor wafer is provided with a chemical-mechanical polishing stop layer deposited thereon. A photoresist layer is processed and used to form a patterned chemical-mechanical polishing stop layer and shallow trenches. A shallow trench isolation material is then grown on the chemical-mechanical polishing stop layer and in the shallow trenches, and is chemical-mechanical polished to the chemical-mechanical polishing stop layer.Type: GrantFiled: July 3, 2002Date of Patent: May 30, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Krishnashree Achuthan
-
Patent number: 7053446Abstract: A memory includes a semiconductor substrate and a charge-trapping dielectric layer. First and second bitlines are implanted and a wordline layer is deposited and formed. A doped wordline spacer layer is deposited and a doped wordline spacer is formed adjacent to the wordline.Type: GrantFiled: June 8, 2004Date of Patent: May 30, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Tazrien Kamal, Mark T. Ramsbey
-
Patent number: 6927113Abstract: A semiconductor component and a method for manufacturing the semiconductor component that mitigates electromigration and stress migration in a metallization system of the semiconductor component. A hardmask is formed over a dielectric layer and an opening is etched through the hardmask and into the dielectric layer. The opening is lined with a barrier layer and filled with an electrically conductive material. The electrically conductive material is planarized, where the planarization process stops on the barrier layer. Following planarization, the electrically conductive material is recessed using either an over-polishing process with highly selective copper slurry or a wet etching process to partially re-open the filled metal-filled trench or via. The recess process is performed such that the exposed portion of the electrically conductive material is below the dielectric layer.Type: GrantFiled: May 23, 2003Date of Patent: August 9, 2005Assignee: Advanced Micro DevicesInventors: Kashmir S. Sahota, Jeremy Martin, Richard J. Huang, James J. Xie
-
Patent number: 6773988Abstract: A manufacturing method for a memory and a memory made thereby includes providing a semiconductor substrate and depositing a charge-trapping dielectric layer. First and second bitlines are implanted and a wordline layer is deposited and formed. A doped wordline spacer layer is deposited and a doped wordline spacer is formed adjacent to the wordline.Type: GrantFiled: September 13, 2002Date of Patent: August 10, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Tazrien Kamal, Mark T. Ramsbey
-
Patent number: 6770523Abstract: A method of manufacturing an integrated circuit is provided having a semiconductor wafer. A chemical-mechanical polishing stop layer is deposited on the semiconductor wafer and a first photoresist layer is processed over the chemical-mechanical polishing stop layer. The chemical-mechanical polishing stop layer and the semiconductor wafer are patterned to form a shallow trench and a shallow trench isolation material is deposited on the chemical-mechanical polishing stop layer and in the shallow trench. A second photoresist layer is processed over the shallow trench isolation material leaving the shallow trench uncovered. The uncovered shallow trench is then treated to become a chemical-mechanical polishing stop area. The shallow trench isolation material is then chemical-mechanical polished to be co-planar with the chemical-mechanical stop layer and the chemical-mechanical polishing stop treated area.Type: GrantFiled: July 2, 2002Date of Patent: August 3, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Jeffrey P. Erhardt, Arvind Halliyal, Minh Van Ngo, Krishnashree Achuthan
-
Patent number: 6723605Abstract: A method is provided for manufacturing a MirrorBit® Flash memory with high conductivity bitlines and shallow trench isolation integration. A hard mask is formed over a substrate and used to form a core trench and a shallow trench isolation (STI) trench. The trenches are filled with an insulating material in an STI fill process. A core mask is formed over the STI trenches and exposing the core trenches. The insulating material is removed from the core trenches and the core and hard mask are removed. A doped bitline material is deposited on the surface of the semiconductor, which fills the core trench. The surface of the semiconductor is planarized, inlaying insulating material and doped bitline material in the trenches. A thermal anneal causes the dopant diffusion from the doped bitline material into the substrate to form the high conductivity bitlines.Type: GrantFiled: December 15, 2001Date of Patent: April 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Jeffrey P. Erhardt, Kashmir S. Sahota
-
Patent number: 6720264Abstract: A Ta barrier slurry for Chemical-Mechanical Polishing (CMP) during copper metallization contains an organic additive which suppresses formation of precipitates and copper staining. The organic additive is chosen from a class of compounds which form multiple strong adsorbant bonds to the surface of silica or copper, which provide a high degree of surface coverage onto the reactive species, thereby occupying potential reaction sites, and which are sized to sterically hinder the collisions between two reactant molecules which result in new bond formation. The organic additive-containing slurry cain be utilized throughout the entire polish time. Alternatively, a slurry not containing the organic additive can be utilized for a first portion of the polish, and a slurry containing the organic additive or a polishing solution containing the organic additive can be utilized for a second portion of the polish.Type: GrantFiled: December 26, 2000Date of Patent: April 13, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Diana M. Schonauer, Johannes F. Groschopf, Gerd F. C. Marxsen, Steven C. Avanzino
-
Patent number: 6699785Abstract: A manufacturing method is provided having a semiconductor substrate with a semiconductor device. A device dielectric layer is formed on the semiconductor substrate. A channel dielectric layer on the device dielectric layer has an opening formed therein. A barrier layer lines the channel opening. A conductor core fills the opening over the barrier layer. By using a polishing solution having a high selectivity from the conductor core to the barrier layer in conjunction with a grooved polyurethane polish pad, a very thin barrier layer may be used without the conductor core and dielectric layer being subject to erosion and the conductor core being subject to dishing.Type: GrantFiled: February 26, 2003Date of Patent: March 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Kai Yang, Kashmir S. Sahota, Steven C. Avanzino
-
Publication number: 20040014319Abstract: A Ta barrier slurry for Chemical-Mechanical Polishing (CMP) during copper metallization contains an organic additive which suppresses formation of precipitates and copper staining. The organic additive is chosen from a class of compounds which form multiple strong adsorbant bonds to the surface of silica or copper, which provide a high degree of surface coverage onto the reactive species, thereby occupying potential reaction sites, and which are sized to sterically hinder the collisions between two reactant molecules which result in new bond formation. The organic additive-containing slurry can be utilized throughout the entire polish time. Alternatively, a slurry not containing the organic additive can be utilized for a first portion of the polish, and a slurry containing the organic additive or a polishing solution containing the organic additive can be utilized for a second portion of the polish.Type: ApplicationFiled: December 26, 2000Publication date: January 22, 2004Inventors: Kashmir S. Sahota, Diana M. Schonauer, Johannes F. Groschopf, Gerd F. C. Marxsen, Steven C. Avazino
-
Publication number: 20030146512Abstract: An integrated circuit and manufacturing method therefor is provided having a semiconductor substrate with a semiconductor device. A device dielectric layer is formed on the semiconductor substrate. A channel dielectric layer on the device dielectric layer has an opening formed therein. A barrier layer lines the channel opening. A conductor core fills the opening over the barrier layer. By using a polishing solution having a high selectivity from the conductor core to the barrier layer in conjunction with a grooved polyurethane polish pad, a very thin barrier layer may be used without the conductor core and dielectric layer being subject to erosion and the conductor core being subject to dishing.Type: ApplicationFiled: February 26, 2003Publication date: August 7, 2003Inventors: Kai Yang, Kashmir S. Sahota, Steven C. Avanzino
-
Patent number: 6503418Abstract: A Ta barrier slurry for Chemical-Mechanical Polishing (CMP) during copper metallization contains an organic additive which suppresses formation of precipitates and copper staining.Type: GrantFiled: November 4, 1999Date of Patent: January 7, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Diana M. Schonauer, Steven C. Avanzino
-
Publication number: 20020173140Abstract: An integrated circuit and manufacturing method therefor is provided having a semiconductor substrate with a semiconductor device. A device dielectric layer is formed on the semiconductor substrate. A channel dielectric layer on the device dielectric layer has an opening formed therein. A barrier layer lines the channel opening. A conductor core fills the opening over the barrier layer. By using a polishing solution having a high selectivity from the conductor core to the barrier layer in conjunction with a fixed abrasive polish pad, a very thin barrier layer may be used without the conductor core and the dielectric layer being subject to erosion or dishing.Type: ApplicationFiled: July 16, 2002Publication date: November 21, 2002Inventors: Kashmir S. Sahota, Kai Yang, Steven C. Avanzino
-
Patent number: 6426297Abstract: A method is provided for manufacturing an integrated circuit having a semiconductor substrate with a semiconductor device. A dielectric layer is formed on the semiconductor wafer and an opening is formed in the dielectric layer. A barrier layer is deposited to line the opening and a conductor core is deposited to fill the channel opening over the barrier layer. The semiconductor wafer is then subjected to chemical-mechanical polishing using a differential pressure between the center of the semiconductor wafer and its periphery.Type: GrantFiled: July 13, 2001Date of Patent: July 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Krishnashree Achuthan, Sergey D. Lopatin
-
Patent number: 6413869Abstract: A method is provided for manufacturing an integrated circuit having a semiconductor substrate with a semiconductor device. A dielectric layer is formed on the semiconductor substrate and an opening is formed in the dielectric layer. A barrier layer is deposited to line the opening and conductor core is deposited to fill the channel opening over the barrier layer. By using a polishing solution having a dielectric protective characteristic, chemical-mechanical polishing of the conductor core and the barrier layer with the surface of the dielectric layer stops at the surface of the dielectric layer after planarization.Type: GrantFiled: June 8, 2001Date of Patent: July 2, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Krishnashree Achuthan, Steven C. Avanzino, Kashmir S. Sahota
-
Patent number: 6410443Abstract: The present invention provides a method for selectively removing anti-reflective coating (ARC) from the surface of a dielectric layer over the surface of a substrate without scratching the dielectric layer and/or tungsten conductive contacts formed therein. In one embodiment, a chemical-mechanical polishing (CMP) process with non-oxidizer containing slurry is used to selectively remove the ARC layer at a rate which is significantly faster than the removal rates of the dielectric layer or the tungsten contacts. Further, an ARC CMP buffing process is used with a soft buffing pad in the CMP process to buff the dielectric layer and tungsten contacts during the ARC layer removal.Type: GrantFiled: February 22, 2000Date of Patent: June 25, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Stephen Keetai Park, Kashmir S. Sahota, David H. Matsumoto, Mark Ramsbey
-
Publication number: 20020005504Abstract: A Ta barrier slurry for Chemical-Mechanical Polishing (CMP) during copper metallization contains an organic additive which suppresses formation of precipitates and copper staining.Type: ApplicationFiled: November 4, 1999Publication date: January 17, 2002Inventors: KASHMIR S. SAHOTA, DIANA M. SCHONAUER, STEVEN C. AVANZINO
-
Patent number: 6217418Abstract: A polishing pad is provided for chemical-mechanical polishing a dielectric layer in a multilevel semiconductor device. Embodiments include providing a polishing pad comprising a plurality of raised elements thereon and mechanically polishing a highly porous dielectric layer to form a planarized interlevel dielectric layer.Type: GrantFiled: April 14, 1999Date of Patent: April 17, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Todd Lukanc, Kashmir S. Sahota
-
Patent number: 6184141Abstract: A method of planarizing a copper containing conductive layer of a semiconductor wafer forms a blanketing copper containing layer within and upon a patterned substrate layer. Chemical mechanical polish (CMP) planarizing is performed on the copper containing layer at a relatively fast rate of removal until most of the layer is removed. The remaining portion of the layer is then CMP planarized at a second rate of removal, which is slower than the first rate of removal, until the copper containing layer is substantially completely removed and a barrier layer underlying the copper containing layer is reached. The multiple phase planarization of the copper containing layer avoids excessive dishing and pattern erosion while maintaining high throughput and uniform removal.Type: GrantFiled: November 24, 1998Date of Patent: February 6, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Kashmir S. Sahota, Gerd Marxsen