Patents by Inventor Kathryn S. Purcell

Kathryn S. Purcell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8185720
    Abstract: A hardwired core is embedded in an integrated circuit having programmable circuitry. The hardwired core has a microprocessor; a crossbar interconnect coupled to processor local buses of the microprocessor; and a memory controller interface coupled to the crossbar interconnect. The crossbar interconnect provides pipelines for coupling the hardwired core to the programmable circuitry. The microprocessor, the crossbar interconnect, and the memory controller interface are all capable of operating at a first frequency of operation, and the memory controller interface is further capable of being set to operate at a second frequency of operation having an integer ratio with respect to the first frequency of operation. The crossbar interconnect is configured to direct transactions initiated by the microprocessor to the memory controller interface for accessing one or more memory devices coupled to the memory controller interface via a memory controller.
    Type: Grant
    Filed: March 5, 2008
    Date of Patent: May 22, 2012
    Assignee: Xilinx, Inc.
    Inventors: Ahmad R. Ansari, Jeffery H. Appelbaum, Kam-Wing Li, James J. Murray, Kathryn S. Purcell, Alex S. Warshofsky
  • Patent number: 7865698
    Abstract: A method for decoding, including: obtaining an op-code from a master device; setting a mode to mask a first portion of the bits of the op-code, where the first portion of the bits are for being treated as a wildcard value; and decoding a second portion of the op-code that is not masked to determine whether the op-code is for a slave device. The decoding of the second portion is performed by a controller having a decoder, and the controller bridges the master device for communication with the slave device. The decoding of the first portion of the bits is performed by the slave device. The first portion of the bits identifies an instruction from a group of instructions, and the group of instructions uses a single configuration register of registers of the controller.
    Type: Grant
    Filed: March 27, 2008
    Date of Patent: January 4, 2011
    Assignee: Xilinix, Inc.
    Inventors: Kathryn S. Purcell, Ahmad R. Ansari
  • Patent number: 7788470
    Abstract: A method and controller for supporting out of order execution of instructions is described. A microprocessor is coupled to a coprocessor via a controller. Instructions are received by the microprocessor and the controller. Indices respectively associated with the instructions are generated by the microprocessor, and the instructions are popped from the first queue for execution by the coprocessor. The controller includes a first queue and a second queue. The instructions and the indices are queued in the first queue, and this first queuing includes steering the instructions and the indices associated therewith to respective first register locations while maintaining association between the instructions and the indices. The instructions may be popped off the first queue out of order with respect to an order in which the instructions are received into the first queue.
    Type: Grant
    Filed: March 27, 2008
    Date of Patent: August 31, 2010
    Assignee: Xilinx, Inc.
    Inventors: Kathryn S. Purcell, Ahmad R. Ansari, Gaurav Gupta