Patents by Inventor Katsuhiko Ariyoshi
Katsuhiko Ariyoshi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11709515Abstract: A voltage regulator and a corresponding method of regulating a voltage are presented. The voltage regulator includes an N-type power switch, an error amplifier, and a switch capacitor circuit. The switch capacitor circuit includes a first capacitor coupled to a network of switches, the switch capacitor circuit has a first port coupled to an output the error amplifier, a second port coupled to an output terminal of the power switch, and a third port coupled to a control terminal of the power switch. The switch capacitor circuit is iteratively operable between a first phase and a second phase. In the first phase the first port is coupled to ground via a path comprising the first capacitor, and in the second phase the second port is coupled to the third port via a path comprising the first capacitor. The voltage regulator may be implemented as a low dropout regulator.Type: GrantFiled: July 29, 2021Date of Patent: July 25, 2023Assignee: Dialog Semiconductor (UK) LimitedInventors: Hiroki Asano, Katsuhiko Ariyoshi, Susumu Tanimoto
-
Patent number: 11616384Abstract: It is an object of one or more embodiments of the present disclosure to provide a battery charger with a constant current control loop, for use in linear and switching chargers. Advantages include digital controls and a comparator, for decreasing charging current towards termination. The technique of the disclosure eliminates a constant voltage loop and amplifier, without increasing charging time. The technique also simplifies porting the design to another process technology node, and reduces size.Type: GrantFiled: March 19, 2019Date of Patent: March 28, 2023Assignee: Dialog Semiconductor (UK) LimitedInventors: Katsuhiko Ariyoshi, Yuri Sugihara, Soichiro Ohyama, Hidechika Yokoyama
-
Publication number: 20200303928Abstract: It is an object of one or more embodiments of the present disclosure to provide a battery charger with a constant current control loop, for use in linear and switching chargers. Advantages include digital controls and a comparator, for decreasing charging current towards termination. The technique of the disclosure eliminates a constant voltage loop and amplifier, without increasing charging time. The technique also simplifies porting the design to another process technology node, and reduces size.Type: ApplicationFiled: March 19, 2019Publication date: September 24, 2020Inventors: Katsuhiko Ariyoshi, Yuri Sugihara, Soichiro Ohyama, Hidechika Yokoyama
-
Patent number: 10361244Abstract: This solid-state imaging device 100 has: a photosensitive part that includes pixel portions 211, which are disposed in a matrix, and charge transfer parts 212 for transferring, by the column, the signal charge of the pixel portions; a plurality of charge storage parts 220 that accumulate the signal charges transferred by the plurality of charge transfer parts of the photosensitive part; a relay part 240 that relays the transfer of the signal charges transferred by the plurality of charge transfer parts to each charge storage part; an output part 230 that outputs the signal charges of the plurality of charge storage parts as electric signals; a first substrate 110 at which the photosensitive unit 210 is formed; and a second substrate 120 at which the charge storage part 220 and output unit 230 are formed.Type: GrantFiled: July 9, 2015Date of Patent: July 23, 2019Assignee: BRILLINICS INC.Inventors: Isao Takayanagi, Shunsuke Tanaka, Kazuya Mori, Katsuhiko Ariyoshi, Shinichiro Matsuo
-
Patent number: 10264199Abstract: A solid state imaging device has: a photosensitive part containing a plurality of charge transfer parts that transfer, in column units, the signal charges of a plurality of photoelectric conversion elements disposed in a matrix; a conversion/output unit that converts, to an electrical signal, the signal charges forwarded by the charge transfer parts; a peripheral circuit part that performs a predetermined process with respect to the electrical signals from the conversion/output part; a relay part that relays the forwarding to the peripheral circuit part of the electrical signal from the conversion/output part; a first substrate where a photosensitive part and the conversion/output part are formed; and a second substrate where the peripheral circuit part is formed. The first and second substrates are stacked together, and the relay part electrically connects the conversion/output part formed at the first substrate to the peripheral circuit part formed at the second substrate.Type: GrantFiled: July 9, 2015Date of Patent: April 16, 2019Assignee: BRILLNICS INC.Inventors: Isao Takayanagi, Shunsuke Tanaka, Kazuya Mori, Katsuhiko Ariyoshi, Shinichiro Matsuo
-
Publication number: 20170230598Abstract: A solid state imaging device has: a photosensitive part containing a plurality of charge transfer parts that transfer, in column units, the signal charges of a plurality of photoelectric conversion elements disposed in a matrix; a conversion/output unit that converts, to an electrical signal, the signal charges forwarded by the charge transfer parts; a peripheral circuit part that performs a predetermined process with respect to the electrical signals from the conversion/output part; a relay part that relays the forwarding to the peripheral circuit part of the electrical signal from the conversion/output part; a first substrate where a photosensitive part and the conversion/output part are formed; and a second substrate where the peripheral circuit part is formed. The first and second substrates are stacked together, and the relay part electrically connects the conversion/output part formed at the first substrate to the peripheral circuit part formed at the second substrate.Type: ApplicationFiled: July 9, 2015Publication date: August 10, 2017Applicant: Brillnics Inc.Inventors: Isao Takayanagi, Shunsuke Tanaka, Kazuya Mori, Katsuhiko Ariyoshi, Shinichiro Matsuo
-
Publication number: 20170162625Abstract: This solid-state imaging device 100 has: a photosensitive part that includes pixel portions 211, which are disposed in a matrix, and charge transfer parts 212 for transferring, by the column, the signal charge of the pixel portions; a plurality of charge storage parts 220 that accumulate the signal charges transferred by the plurality of charge transfer parts of the photosensitive part; a relay part 240 that relays the transfer of the signal charges transferred by the plurality of charge transfer parts to each charge storage part; an output part 230 that outputs the signal charges of the plurality of charge storage parts as electric signals; a first substrate 110 at which the photosensitive unit 210 is formed; and a second substrate 120 at which the charge storage part 220 and output unit 230 are formed.Type: ApplicationFiled: July 9, 2015Publication date: June 8, 2017Applicant: Brillnics Inc.Inventors: Isao Takayanagi, Shunsuke Tanaka, Kazuya Mori, Katsuhiko Ariyoshi, Shinichiro Matsuo
-
Patent number: 8212705Abstract: Pipeline analog-to-digital converters (ADCs) are used in many applications, but because of the configuration, components may be idled, which wastes power. Here, an ADC is provided that enables one or more stages to be switched off during a power conservation mode. By using switch networks, the ADC can produce accurate results with reduced power consumption, as desired.Type: GrantFiled: May 28, 2010Date of Patent: July 3, 2012Assignee: Texas Instruments IncorporatedInventors: Soichiro Ohyama, Katsuhiko Ariyoshi
-
Publication number: 20100309034Abstract: Pipeline analog-to-digital converters (ADCs) are used in many applications, but because of the configuration, components may be idled, which wastes power. Here, an ADC is provided that enables one or more stages to be switched off during a power conservation mode. By using switch networks, the ADC can produce accurate results with reduced power consumption, as desired.Type: ApplicationFiled: May 28, 2010Publication date: December 9, 2010Applicant: Texas Instruments IncorporatedInventors: Soichiro Ohyama, Katsuhiko Ariyoshi
-
Patent number: 7525364Abstract: A first variable delay circuit delays an input signal, introduces a first delay into a first edge of the input signal, and generates a first delay signal. A second variable delay circuit delays the input signal, introduces a second delay into a second edge, and generates a second delay signal. A control circuit controls the first variable delay circuit and the second variable delay circuit such that the first delay and the second delay are identical. A generation circuit combines the first edge of the first delay signal and the second edge of the second delay signal, and generates a third delay signal.Type: GrantFiled: July 27, 2006Date of Patent: April 28, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Katsuhiko Ariyoshi, Souyou Setsu, Ryusuke Obara
-
Publication number: 20070222494Abstract: A first variable delay circuit delays an input signal, introduces a first delay into a first edge of the input signal, and generates a first delay signal. A second variable delay circuit delays the input signal, introduces a second delay into a second edge, and generates a second delay signal. A control circuit controls the first variable delay circuit and the second variable delay circuit such that the first delay and the second delay are identical. A generation circuit combines the first edge of the first delay signal and the second edge of the second delay signal, and generates a third delay signal.Type: ApplicationFiled: July 27, 2006Publication date: September 27, 2007Inventors: Katsuhiko Ariyoshi, Souyou Setsu, Ryusuke Obara
-
Patent number: 7242341Abstract: The analog-to-digital converter directly acquires a supplied clock signal, generates a current control signal depending on the sampling frequency of the clock signal, so as to control a current value. Thus, it becomes possible to control the current to an optimal value according to the sampling frequency, irrespective of the clock signal generation means, achieving low power consumption in the analog-to-digital converter.Type: GrantFiled: November 29, 2005Date of Patent: July 10, 2007Assignee: Fujitsu LimitedInventor: Katsuhiko Ariyoshi
-
Publication number: 20070046521Abstract: The analog-to-digital converter directly acquires a supplied clock signal, generates a current control signal depending on the sampling frequency of the clock signal, so as to control a current value. Thus, it becomes possible to control the current to an optimal value according to the sampling frequency, irrespective of the clock signal generation means, achieving low power consumption in the analog-to-digital converter.Type: ApplicationFiled: November 29, 2005Publication date: March 1, 2007Inventor: Katsuhiko Ariyoshi