Patents by Inventor Katsunori Kato
Katsunori Kato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9894827Abstract: The purpose is to provide a working vehicle such that, when a reverse switch coupler is detached, or when a wire connecting a reverse switch to a control device is disconnected, driving of a PTO shaft can be reliably prevented and reliability of the reverse switch can be improved. In a tractor, a reverse switch includes a normally closed type first contact, and a normally open type second contact that is switched in association with the first contact. When an input voltage from the first contact is higher than a set voltage, and when the input voltage from the first contact is lower than the set voltage and an input voltage from the second contact is equal to or lower than the set voltage, a control device controls the actuator such that the PTO clutch is disconnected.Type: GrantFiled: December 16, 2013Date of Patent: February 20, 2018Assignee: YANMAR CO., LTD.Inventor: Katsunori Kato
-
Publication number: 20150327426Abstract: The purpose is to provide a working vehicle such that, when a reverse switch coupler is detached, or when a wire connecting a reverse switch to a control device is disconnected, driving of a PTO shaft can be reliably prevented and reliability of the reverse switch can be improved. In a tractor, a reverse switch includes a normally closed type first contact, and a normally open type second contact that is switched in association with the first contact. When an input voltage from the first contact is higher than a set voltage, and when the input voltage from the first contact is lower than the set voltage and an input voltage from the second contact is equal to or lower than the set voltage, a control device controls the actuator such that the PTO clutch is disconnected.Type: ApplicationFiled: December 16, 2013Publication date: November 19, 2015Inventor: Katsunori KATO
-
Patent number: 7380034Abstract: In plural master apparatus connected to a bus, a master apparatus issues, to an arbiter, a request signal requesting the use of the bus after a lapse of a predetermined interval when the use of the bus becomes necessary, while another master apparatus issues, to the arbiter, a request signal requesting the use of the bus immediately when the use of the bus becomes necessary. The arbiter grants a right to use the bus by equally handling the request signals from the master apparatus. Also there is prepared a signal indicating a traffic in the bus, and the request signal is issued after the lapse of the interval in case of a high traffic but it is issued immediately in case of a low traffic. It is thus possible to adjust the practical priority of the but use right in detail or to dynamically change such priority by the presence or absence of such interval or a length thereof.Type: GrantFiled: April 21, 2005Date of Patent: May 27, 2008Assignee: Canon Kabushiki KaishaInventors: Takafumi Fujiwara, Katsunori Kato, Noboru Yokoyama, Atsushi Date, Tadaaki Maeda
-
Patent number: 7145681Abstract: The present invention relates to an image processing apparatus and method for processing an original image in units smaller (typically) than the original image (e.g., tiles). In a case where image data based on such divided image data input from an input source is transferred to an external device, then if the external device which has to process the original image, interrupts processing, the input divided image data is sequentially discarded, unit by unit.Type: GrantFiled: December 17, 2002Date of Patent: December 5, 2006Assignee: Canon Kabushiki KaishaInventor: Katsunori Kato
-
Patent number: 7062664Abstract: A P bus from a CPU, an MC bus from a system memory, an IO bus to which an input/output device has been connected, and a G bus for transferring image data of a scanner/printer controller are connected to a system bus bridge (SBB). The SBB connects any of the P bus, G bus and IO bus as a master and any of the MC bus and IO bus as a slave in dependence upon a request from a master. At this time the P bus and IO bus can be connected in parallel with the G bus and MC bus. As a result, access to the memory by the scanner/printer controller can be carried out in parallel with use of the input/output device by the CPU. This makes it possible to process a large quantity of data, such as image data, efficiently.Type: GrantFiled: July 31, 2001Date of Patent: June 13, 2006Assignee: Canon Kabushiki KaishaInventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Patent number: 6952747Abstract: In plural master apparatus connected to a bus, a master apparatus issues, to an arbiter, a request signal requesting the use of the bus after a lapse of a predetermined interval when the use of the bus becomes necessary, while another master apparatus issues, to the arbiter, a request signal requesting the use of the bus immediately when the use of the bus becomes necessary. The arbiter grants a right to use the bus by equally handling the request signals from the master apparatus. Also there is prepared a signal indicating a traffic in the bus, and the request signal is issued after the lapse of the interval in case of a high traffic but it is issued immediately in case of a low traffic. It is thus possible to adjust the practical priority of the but use right in detail or to dynamically change such priority by the presence or absence of such interval or a length thereof.Type: GrantFiled: December 9, 2002Date of Patent: October 4, 2005Assignee: Canon Kabushiki KaishaInventors: Takafumi Fujiwara, Katsunori Kato, Noboru Yokoyama, Atsushi Date, Tadaaki Maeda
-
Publication number: 20050188139Abstract: In plural master apparatus connected to a bus, a master apparatus issues, to an arbiter, a request signal requesting the use of the bus after a lapse of a predetermined interval when the use of the bus becomes necessary, while another master apparatus issues, to the arbiter, a request signal requesting the use of the bus immediately when the use of the bus becomes necessary. The arbiter grants a right to use the bus by equally handling the request signals from the master apparatus. Also there is prepared a signal indicating a traffic in the bus, and the request signal is issued after the lapse of the interval in case of a high traffic but it is issued immediately in case of a low traffic. It is thus possible to adjust the practical priority of the but use right in detail or to dynamically change such priority by the presence or absence of such interval or a length thereof.Type: ApplicationFiled: April 21, 2005Publication date: August 25, 2005Applicant: Canon Kabushiki KaishaInventors: Takafumi Fujiwara, Katsunori Kato, Noburo Yokoyama, Atsushi Date, Tadaaki Maeda
-
Patent number: 6707569Abstract: A scanner is connected to a G bus and a B bus by way of a scanner controller and a G bus/B bus interface (GBI). A printer is connected in a similar manner. Furthermore, the scanner controller is connected directly to a printer controller with a CP bus. The GBI is capable of performing DMA transfer and data can be transferred between the GBIs. Furthermore, data can be transferred by way of the G bus and a RAM or the B bus and the RAM. The GBI is connected to the scanner controller and the printer controller by way of FIFOs, respectively. Accordingly, an image input/output control system according to the present invention is capable of absorbing differences in data transfer speeds and can be connected to various kinds of scanners and printers.Type: GrantFiled: November 8, 1999Date of Patent: March 16, 2004Assignee: Canon Kabushiki KaishaInventors: Katsunori Kato, Noboru Yokoyama, Atsushi Date, Tadaaki Maeda, Takafumi Fujiwara
-
Patent number: 6708236Abstract: Bus control apparatus solves the problem that a high-speed bus which supports only burst transfer cannot be used when the boundary of a transfer memory address is not coincident with a unit boundary. A scanner controller and printer controller connected to a G bus capable of performing only burst transfer and a B bus capable of performing even single transfer determine from the address and data length of data to be transferred whether the data does not match the memory boundary. If the data does not match this boundary, a data portion which is not accommodated within the burst transfer unit is single-transferred using the B bus. A data portion which is accommodated within the burst transfer unit is burst-transferred using the G bus.Type: GrantFiled: January 27, 2000Date of Patent: March 16, 2004Assignee: Canon Kabushiki KaishaInventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Patent number: 6604151Abstract: The control apparatus reads the value of an external switch, and checks whether the apparatus serves as a control side or subordinate side. If the control apparatus serves as a subordinate side, it waits until the control side writes a configuration through a bus. If the control apparatus serves as a control side, it sets necessary values in itself, and writes a configuration in a device on the bus. In this way, the control apparatus can operate as both the control side and subordinate side.Type: GrantFiled: January 27, 2000Date of Patent: August 5, 2003Assignee: Canon Kabushiki KaishaInventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Publication number: 20030123085Abstract: The present invention relates to an image processing apparatus and method for processing an original image in units smaller (typically) than the original image (e.g., tiles). In a case where image data based on such divided image data input from an input source is transferred to an external device, then if the external device which has to process the original image, interrupts processing, the input divided image data is sequentially discarded, unit by unit.Type: ApplicationFiled: December 17, 2002Publication date: July 3, 2003Inventor: Katsunori Kato
-
Publication number: 20030115392Abstract: In plural master apparatus connected to a bus, a master apparatus issues, to an arbiter, a request signal requesting the use of the bus after a lapse of a predetermined interval when the use of the bus becomes necessary, while another master apparatus issues, to the arbiter, a request signal requesting the use of the bus immediately when the use of the bus becomes necessary. The arbiter grants a right to use the bus by equally handling the request signals from the master apparatus. Also there is prepared a signal indicating a traffic in the bus, and the request signal is issued after the lapse of the interval in case of a high traffic but it is issued immediately in case of a low traffic. It is thus possible to adjust the practical priority of the but use right in detail or to dynamically change such priority by the presence or absence of such interval or a length thereof.Type: ApplicationFiled: December 9, 2002Publication date: June 19, 2003Applicant: Canon Kabushiki KaishaInventors: Takafumi Fujiwara, Katsunori Kato, Noboru Yokoyama, Atsushi Date, Tadaaki Maeda
-
Patent number: 6499076Abstract: A P bus from a CPU, an MC bus from a system memory, an IO bus to which an input/output device has been connected, and a G bus for transferring image data of a scanner/printer controller are connected to a system bus bridge (SBB). The SBB connects any of the P bus, G bus and IO bus as a master and any of the MC bus and IO bus as a slave in dependence upon a request from a master. At this time the P bus and IO bus can be connected in parallel with the G bus and MC bus. As a result, access to the memory by the scanner/printer controller can be carried out in parallel with use of the input/output device by the CPU. This makes it possible to process a large quantity of data, such as image data, efficiently.Type: GrantFiled: July 31, 2001Date of Patent: December 24, 2002Assignee: Canon Kabushiki KaishaInventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Patent number: 6438635Abstract: A P bus from a CPU, an MC bus from a system memory, an IO bus to which an input/output device has been connected, and a G bus for transferring image data of a scanner/printer controller are connected to a system bus bridge (SBB). The SBB connects any of the P bus, G bus and IO bus as a master and any of the MC bus and IO bus as a slave in dependence upon a request from a master. At this time the P bus and IO bus can be connected in parallel with the G bus and MC bus. As a result, access to the memory by the scanner/printer controller can be carried out in parallel with use of the input/output device by the CPU. This makes it possible to process a large quantity of data, such as image data, efficiently.Type: GrantFiled: July 24, 1998Date of Patent: August 20, 2002Assignee: Canon Kabushiki KaishaInventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Publication number: 20020059491Abstract: A P bus from a CPU, an MC bus from a system memory, an IO bus to which an input/output device has been connected, and a G bus for transferring image data of a scanner/printer controller are connected to a system bus bridge (SBB). The SBB connects any of the P bus, G bus and IO bus as a master and any of the MC bus and IO bus as a slave in dependence upon a request from a master. At this time the P bus and IO bus can be connected in parallel with the G bus and MC bus. As a result, access to the memory by the scanner/printer controller can be carried out in parallel with use of the input/output device by the CPU. This makes it possible to process a large quantity of data, such as image data, efficiently.Type: ApplicationFiled: July 31, 2001Publication date: May 16, 2002Inventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Publication number: 20020007431Abstract: A P bus from a CPU, an MC bus from a system memory, an IO bus to which an input/output device has been connected, and a G bus for transferring image data of a scanner/printer controller are connected to a system bus bridge (SBB). The SBB connects any of the P bus, G bus and IO bus as a master and any of the MC bus and IO bus as a slave in dependence upon a request from a master. At this time the P bus and IO bus can be connected in parallel with the G bus and MC bus. As a result, access to the memory by the scanner/printer controller can be carried out in parallel with use of the input/output device by the CPU. This makes it possible to process a large quantity of data, such as image data, efficiently.Type: ApplicationFiled: July 31, 2001Publication date: January 17, 2002Inventors: Atsushi Date, Katsunori Kato, Noboru Yokoyama, Tadaaki Maeda, Takafumi Fujiwara
-
Patent number: 5358922Abstract: A thermal transfer recording material comprises a support and provided thereon, a layer containing a binder and a metal ion providing compound represented by the following Formula ( I ):M.sup.2+ (X.sup.-).sub.2 Formula (I)wherein M.sup.Type: GrantFiled: June 14, 1993Date of Patent: October 25, 1994Assignee: Konica CorporationInventors: Noritaka Nakayama, Katsunori Kato, Tatsuo Tanaka, Yoriko Nakayama, Tawara Komamura
-
Patent number: 5346801Abstract: An image forming process of an image forming material comprising a support and provided thereon, a photosensitive layer and a covering layer in that order comprises imagewise exposing the material by laser beam scanning, and peeling the covering film from the exposed material to form an image on the support or on the covering film, wherein said photosensitive layer contains a colorant, an addition-polymerizable or cross-linkable compound and a salt of a cationic dye with a borate anion represented by the following Formula (1):Formula (1) ##STR1##Type: GrantFiled: March 18, 1993Date of Patent: September 13, 1994Assignee: Konica CorporationInventors: Hiroshi Watanabe, Tatsuichi Maehashi, Koichi Nakatani, Katsunori Kato, Tawara Komamura
-
Patent number: 5321037Abstract: Compounds of formula (I): ##STR1## [in which: either (a) the dotted line ( ) is a single bond; A=is oxygen; and B is a group of formula (II): ##STR2## (in which m is 0 and n is 0 or 1) or (b) the dotted line ( ) is a double bond; A=is said group of formula (II) in which m is 1 and n is 0 or 1; and B is absent; and R.sup.1 is hydrogen, halogen, alkyl, alkenyl, alkynyl, optionally substituted benzyl or optionally substituted phenyl; R.sup.2 is hydrogen, halogen, alkyl, optionally substituted phenyl or heterocyclic; or R.sup.1 and R.sup.2, together with the carbon atoms to which they are attached, are a hydrocarbon ring fused to the isoxazole ring; R.sup.3 and R.sup.4 are each hydrogen, alkyl, optionally substituted benzyl or optionally substituted phenyl; or R.sup.3, R.sup.4 and the nitrogen atom to which they are attached together represent an alicyclic amino group]; and salts thereof may be used for the treatment of cerebral circulatory problems and for use as centrally acting muscle relaxants.Type: GrantFiled: March 4, 1993Date of Patent: June 14, 1994Assignee: Sankyo Company, LimitedInventors: Mitsuo Nagano, Junichi Sakai, Nobuyoshi Iwata, Kazuo Kobayashi, Masao Kozuka, Kenji Yoshimi, Katsunori Kato, Yoshiko Kubo, Toshiyuki Tonohiro, Takao Hara
-
Patent number: 4972500Abstract: There is an image processing apparatus which can further digitally control the density of the image signal read out from the image file in which the dither-processed image signal was stored. This apparatus comprises an input device to input the dither-processed image signal, table memories which output the density correction data using the image signal of a plurality of bits inputted by the input device as an input address, and a visible output device to output the outputs of the table memories as visible outputs, wherein the input device reads out the dither-processed image signal from the image file.Type: GrantFiled: June 27, 1989Date of Patent: November 20, 1990Assignee: Canon Kabushiki KaishaInventors: Hiroaki Ishii, Katsunori Kato