Patents by Inventor Katsunori Yahashi
Katsunori Yahashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9887098Abstract: According to one embodiment, a method is disclosed for manufacturing an integrated circuit device, the method can include forming a mask member on a first film, the mask member having a pattern, performing a first etching on the first film using the mask member as a mask to form a recessed section in the first film, forming a second film covering an inner side surface of the recessed section. The second film has a film thickness of preventing blockage of the recessed section, and performing a second etching on the second film and the first film via the recessed section. The performing of the second etching includes performing a third etching in a condition of an etching rate at a place smaller in curvature radius in the recessed section being lower than an etching rate at a place larger in curvature radius in the recessed section.Type: GrantFiled: September 8, 2015Date of Patent: February 6, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Katsunori Yahashi
-
Patent number: 9570461Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a stacked body including a plurality of first layers and a plurality of second layers on a substrate. The method includes forming a first slit and a second slit simultaneously by dry-etching the stacked body. The first slit causes a part of the stacked body to have a comb-shaped pattern including a plurality of line parts isolated in a first direction and extending in a second direction. The second slit surrounds the comb-shaped pattern with a closed pattern. The method includes forming a hole in the line parts of the stacked body. The method includes forming a charge storage film and a semiconductor body in the hole.Type: GrantFiled: June 5, 2015Date of Patent: February 14, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Junichi Hashimoto, Katsunori Yahashi, Daigo Ichinose, Tadashi Iguchi
-
Publication number: 20160379843Abstract: According to one embodiment, a method is disclosed for manufacturing an integrated circuit device, the method can include forming a mask member on a first film, the mask member having a pattern, performing a first etching on the first film using the mask member as a mask to form a recessed section in the first film, forming a second film covering an inner side surface of the recessed section. The second film has a film thickness of preventing blockage of the recessed section, and performing a second etching on the second film and the first film via the recessed section. The performing of the second etching includes performing a third etching in a condition of an etching rate at a place smaller in curvature radius in the recessed section being lower than an etching rate at a place larger in curvature radius in the recessed section.Type: ApplicationFiled: September 8, 2015Publication date: December 29, 2016Applicant: Kabushiki Kaisha ToshibaInventor: Katsunori YAHASHI
-
Publication number: 20150372007Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a stacked body including a plurality of first layers and a plurality of second layers on a substrate. The method includes forming a first slit and a second slit simultaneously by dry-etching the stacked body. The first slit causes a part of the stacked body to have a comb-shaped pattern including a plurality of line parts isolated in a first direction and extending in a second direction. The second slit surrounds the comb-shaped pattern with a closed pattern. The method includes forming a hole in the line parts of the stacked body. The method includes forming a charge storage film and a semiconductor body in the hole.Type: ApplicationFiled: June 5, 2015Publication date: December 24, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Junichi HASHIMOTO, Katsunori Yahashi, Daigo Ichinose, Tadashi Iguchi
-
Publication number: 20140284308Abstract: There are provided a plasma etching method and a plasma etching apparatus, capable of suppressing occurrence of local bias in etching rate and suppressing occurrence of charge-up damage. The plasma etching method of etching a silicon layer of a substrate to be processed using the plasma etching apparatus sets the pressure in a processing chamber to 13.3 Pa or more and applies, to a lower electrode, a first high-frequency power with a first frequency and a second high-frequency power with a second frequency that is lower than the first frequency and is a frequency of 1 MHz or lower.Type: ApplicationFiled: March 19, 2014Publication date: September 25, 2014Applicants: KABUSHIKI KAISHA TOSHIBA, TOKYO ELECTRON LIMITEDInventors: Shoichiro MATSUYAMA, Akitaka SHIMIZU, Susumu NOGAMI, Kiyohito ITO, Tokuhisa OHIWA, Katsunori YAHASHI
-
Patent number: 8649217Abstract: According to one embodiment, a memory cell section includes a memory layer in which a non-volatile memory cell is arranged at an intersecting position of a first wiring and a second wiring to be sandwiched by the first wiring and the second wiring. A first drawing section connects the memory cell section and a first contact section with the first wiring, and a second drawing section connects the memory cell section and a second contact section with the second wiring. A dummy pattern is provided in a layer corresponding to the memory layer immediately below the first and second wirings configuring the first and second drawing sections.Type: GrantFiled: March 13, 2012Date of Patent: February 11, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takuji Kuniya, Katsunori Yahashi
-
Patent number: 8648404Abstract: A three-dimensional semiconductor device includes a semiconductor substrate, a plurality of conductive layers and insulating layers, and a plurality of contacts. The plurality of conductive layers and insulating layers are stacked alternately above the semiconductor substrate. The plurality of contacts extend in a stacking direction of the plurality of conductive layers and insulating layers. The plurality of conductive layers form a stepped portion having positions of ends of the plurality of conductive layers gradually shifted from an upper layer to a lower layer. The plurality of contacts are connected respectively to each of steps of the stepped portion. The stepped portion is formed such that, at least from an uppermost conductive layer to a certain conductive layer, the more upwardly the conductive layer is located, the broader a width of the step is.Type: GrantFiled: November 17, 2011Date of Patent: February 11, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Nikka Ko, Katsunori Yahashi
-
Publication number: 20130234235Abstract: In one embodiment, a manufacturing method of a semiconductor memory device is disclosed. The method can include forming a stacked body on a substrate. The stacked body includes first silicon films containing impurities and having a concentration difference of the impurities provided among different layers, and non-doped second silicon films each provided between the first silicon films. The method can include forming a hole in the stacked body. The method can include removing the second silicon films by etching through the hole and forming an inter-electrode space between the first silicon films. The method can include forming a memory film including a charge storage film on a side wall of the hole and also forming at least a part of the memory film in the inter-electrode space.Type: ApplicationFiled: March 7, 2013Publication date: September 12, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Toru MATSUDA, Tadashi Iguchi, Katsunori Yahashi
-
Publication number: 20130234232Abstract: According to one embodiment, a method of manufacturing a semiconductor device includes forming a part of a stacked body including a plurality of conductive films and a plurality of first insulating films alternately stacked into a shape of steps to form a plurality of stepped portions of different heights, each stepped portion having the first insulating film as a top face. The method includes forming gaps under ends of the first insulating films by removing ends of the conductive films under the first insulating films in the stepped portions. The method includes forming second insulating films on the respective stepped portions and in the gaps. The method includes forming a plurality of vias, each of the vias penetrating through the second insulating film and the first insulating film in each stepped portion and reaches the conductive film in each stepped portion.Type: ApplicationFiled: September 5, 2012Publication date: September 12, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Katsunori YAHASHI
-
Patent number: 8492824Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes: forming a stacked body including insulating films stacked alternately with electrode films, a memory hole is made in one portion of the stacked body to extend in a stacking direction, a charge storage layer is provided on an inner surface of the memory hole, a semiconductor member is provided in the memory hole; forming a hard mask on the stacked body, the hard mask has a plurality of holes of mutually different sizes; plugging the smallest of the holes while shrinking the other holes by depositing a mask material; making contact holes by removing a prescribed number of the insulating films and a prescribed number of the electrode films in regions directly under the other holes by performing etching using the mask material and the hard mask as a mask; and filling conductive material into the contact holes.Type: GrantFiled: September 2, 2011Date of Patent: July 23, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Katsunori Yahashi
-
Patent number: 8487365Abstract: According to one embodiment, a semiconductor device includes a substrate, a lower gate layer, a stacked body, a dummy electrode layer, an insulating film, and a channel body. The lower gate layer is provided above the substrate. The stacked body includes a plurality of insulating layers and a plurality of electrode layers alternately stacked above the lower gate layer. The dummy electrode layer is provided between the lower gate layer and the stacked body, made of the same material as the electrode layer, and thicker than each of the electrode layers. The insulating film includes a charge storage film provided on a side wall of a hole formed to penetrate through the stacked body and the dummy electrode layer. The channel body is provided on an inside of the insulating film in the hole.Type: GrantFiled: March 7, 2011Date of Patent: July 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Sasaki, Noriko Sakurai, Tokuhisa Ohiwa, Katsunori Yahashi
-
Patent number: 8460997Abstract: A semiconductor memory device comprises a plurality of transistors having a stacked-gate structure. Each transistor includes a semiconductor substrate, a gate insulator formed on the semiconductor substrate, a lower gate formed on the semiconductor substrate with the gate insulator interposed, an intergate insulator formed on the lower gate, and an upper gate formed and silicided on the lower gate with the intergate insulator interposed. A portion of the transistors has an aperture formed through the intergate insulator to connect the lower gate with the upper gate and further includes a block film composed of an insulator and formed smaller than the upper gate and larger than the aperture above the upper gate to cover the aperture.Type: GrantFiled: January 3, 2011Date of Patent: June 11, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Mitsuhiro Omura, Satoshi Nagashima, Katsunori Yahashi, Jungo Inaba, Daina Inoue
-
Publication number: 20130069029Abstract: According to one embodiment, a memory cell section includes a memory layer in which a non-volatile memory cell is arranged at an intersecting position of a first wiring and a second wiring to be sandwiched by the first wiring and the second wiring. A first drawing section connects the memory cell section and a first contact section with the first wiring, and a second drawing section connects the memory cell section and a second contact section with the second wiring. A dummy pattern is provided in a layer corresponding to the memory layer immediately below the first and second wirings configuring the first and second drawing sections.Type: ApplicationFiled: March 13, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Takuji KUNIYA, Katsunori YAHASHI
-
Publication number: 20120319173Abstract: A three-dimensional semiconductor device includes a semiconductor substrate, a plurality of conductive layers and insulating layers, and a plurality of contacts. The plurality of conductive layers and insulating layers are stacked alternately above the semiconductor substrate. The plurality of contacts extend in a stacking direction of the plurality of conductive layers and insulating layers. The plurality of conductive layers form a stepped portion having positions of ends of the plurality of conductive layers gradually shifted from an upper layer to a lower layer. The plurality of contacts are connected respectively to each of steps of the stepped portion. The stepped portion is formed such that, at least from an uppermost conductive layer to a certain conductive layer, the more upwardly the conductive layer is located, the broader a width of the step is.Type: ApplicationFiled: November 17, 2011Publication date: December 20, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Nikka KO, Katsunori YAHASHI
-
Patent number: 8313998Abstract: According to one embodiment, a method for manufacturing a semiconductor device is disclosed. The method can include forming a stacked body by alternately stacking a plurality of insulating layers and a plurality of conductive layers above a substrate and forming a resist film above the stacked body. The method can include plasma-etching the insulating layers and the conductive layers by using the resist film as a mask. The method can include forming a hardened layer in an upper surface of the resist film by plasma treatment using a gas containing at least one selected from a group consisting of boron, phosphorus, arsenic, antimony, silicon, germanium, aluminum, gallium, and indium. The method can include slimming a plane size of the resist film by plasma treatment using an oxygen-containing gas in a state where the hardened layer is formed in the upper surface of the resist film.Type: GrantFiled: August 26, 2010Date of Patent: November 20, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomoya Satonaka, Katsunori Yahashi
-
Patent number: 8294199Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes first and second stacked structures, first and second semiconductor pillars, first and second memory units, and a semiconductor connection portion. The stacked structures include electrode films and first inter-electrode insulating films alternately stacked in a first direction. The second stacked structure is aligned with the first stacked structure in a second direction perpendicular to the first. The first and second semiconductor pillars pierce the first and second stacked structures, respectively. The first and second memory units are provided between the electrode films and the semiconductor pillar, respectively. The semiconductor connection portion connects the first and second semiconductor pillars and includes: an end connection portion; and a first protrusion having a side face continuous with a side face of the first semiconductor pillar.Type: GrantFiled: September 20, 2010Date of Patent: October 23, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Katsunori Yahashi, Masaru Kidoh
-
Patent number: 8273628Abstract: A semiconductor device manufacturing method includes: alternately stacking a plurality of insulating layers and electrode layers; forming a hole penetrating through a multilayer body of the insulating layers and the electrode layers; forming a conductive film on an inner wall of the hole; anisotropically etching the conductive film to selectively leave the conductive film on a sidewall of the hole; altering the conductive film into an insulator by heat treatment; and removing the insulator covering the electrode layers to expose the electrode layers into the hole.Type: GrantFiled: March 5, 2010Date of Patent: September 25, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Katsunori Yahashi
-
Publication number: 20120211816Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes: forming a stacked body including insulating films stacked alternately with electrode films, a memory hole is made in one portion of the stacked body to extend in a stacking direction, a charge storage layer is provided on an inner surface of the memory hole, a semiconductor member is provided in the memory hole; forming a hard mask on the stacked body, the hard mask has a plurality of holes of mutually different sizes; plugging the smallest of the holes while shrinking the other holes by depositing a mask material; making contact holes by removing a prescribed number of the insulating films and a prescribed number of the electrode films in regions directly under the other holes by performing etching using the mask material and the hard mask as a mask; and filling conductive material into the contact holes.Type: ApplicationFiled: September 2, 2011Publication date: August 23, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Katsunori YAHASHI
-
Patent number: 8216942Abstract: A method for manufacturing a semiconductor device, comprises forming a first film above a pattern forming material, patterning the first film to form a core material pattern, forming a second film above the pattern forming material so as to cover a side surface and an upper surface of the core material pattern, forming a third film above the second film as a protective material for the second film, etching the second and third films so that side wall sections including the second film and the third film are formed on both sides of the core material pattern and the second film and the third film of an area other than the side wall sections are removed, removing the core material pattern between the side wall sections, and transferring patterns corresponding to the side wall sections on the pattern forming material by using the side wall sections as a mask.Type: GrantFiled: November 19, 2008Date of Patent: July 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Hasegawa, Katsunori Yahashi, Shuichi Taniguchi
-
Patent number: 8211783Abstract: According to one embodiment, a method is disclosed for manufacturing a semiconductor device. The method can include multiply stacking an insulating layer and a conductive layer alternately above a base member. The insulating layer includes silicon oxide. The conductive layer includes silicon. In addition, the method can form a SiOC film on a stacked body of the insulating layers and the conductive layers, pattern the SiOC film, and make a hole in the stacked body by etching the insulating layers and the conductive layers using the patterned SiOC film as a mask.Type: GrantFiled: December 13, 2010Date of Patent: July 3, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Noriko Sakurai, Katsunori Yahashi, Tokuhisa Ohiwa