Patents by Inventor Katsuto SATO
Katsuto SATO has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11842055Abstract: Provided is a data processing system which includes a processor and a storage device, and inputs/outputs data using a learned compander that compresses and expands data, wherein the data processing system comprises an estimation unit which uses learning data and estimates a region of interest to a data model, and a learning unit which causes the compander to learn according to an evaluation function in which each region was weighted based on the region of interest, and a result of the compander compressing and expanding the learning data.Type: GrantFiled: March 4, 2021Date of Patent: December 12, 2023Assignee: HITACHI, LTD.Inventors: Takahiro Naruko, Hiroaki Akutsu, Akifumi Suzuki, Katsuto Sato
-
Publication number: 20230274465Abstract: The present disclosure provides an information compression system that is capable of achieving higher compression efficiency. A data acquisition section acquires data. A generation section (segmentation section and integration section) determines each object depicted by the data and a sense of each object, and according to results of the determination, generates compression target data by converting values of elements in the data to identification information indicating each object and the sense of each object. A data storage section generates compressed data by compressing the compression target data. This makes it possible to convert highly random element values to slightly random identification information and compress the resulting converted information while reducing the amount of information. Consequently, the compression ratio can be increased.Type: ApplicationFiled: January 30, 2023Publication date: August 31, 2023Inventors: Hiroaki AKUTSU, Katsuto SATO, Takahiro NARUKO
-
Patent number: 11662953Abstract: To provide a data compression/decompression system that can appropriately decompress compressed data. A first computer generates first identification information that can identify a first execution environment; and stores the first identification information on a storage device in association with compressed data of data. A second computer generates second identification information that can identify a second execution environment; and determines whether or not the first identification information, and the second identification information match.Type: GrantFiled: September 21, 2021Date of Patent: May 30, 2023Assignee: Hitachi, Ltd.Inventors: Katsuto Sato, Hiroaki Akutsu, Akifumi Suzuki, Takahiro Naruko
-
Publication number: 20220374156Abstract: Provided is a data processing system which includes a processor and a storage device, and inputs/outputs data using a learned compander that compresses and expands data, wherein the data processing system comprises an estimation unit which uses learning data and estimates a region of interest to a data model, and a learning unit which causes the compander to learn according to an evaluation function in which each region was weighted based on the region of interest, and a result of the compander compressing and expanding the learning data.Type: ApplicationFiled: March 4, 2021Publication date: November 24, 2022Applicant: Hitachi, Ltd.Inventors: Takahiro Naruko, Hiroaki Akutsu, Akifumi Suzuki, Katsuto Sato
-
Publication number: 20220129208Abstract: To provide a data compression/decompression system that can appropriately decompress compressed data. A first computer generates first identification information that can identify a first execution environment; and stores the first identification information on a storage device in association with compressed data of data. A second computer generates second identification information that can identify a second execution environment; and determines whether or not the first identification information, and the second identification information match.Type: ApplicationFiled: September 21, 2021Publication date: April 28, 2022Inventors: Katsuto SATO, Hiroaki AKUTSU, Akifumi SUZUKI, Takahiro NARUKO
-
Publication number: 20210406769Abstract: A dynamic driving plan generator generates a driving plan representing a dynamic partial driving target of a compressor and a decompressor based on input data input to the compressor. The compressor is partially driven according to the driving plan to generate compressed data of the input data. The decompressor is partially driven according to the driving plan to generate reconstructed data of the compressed data. The dynamic driving plan generator has already been learned based on evaluation values obtained for the driving plan. Each of the evaluation values corresponds to a respective one of evaluation indexes for the driving plan, and the evaluation values are values obtained when at least the compression of the compression and the reconstruction according to the driving plan is executed. The evaluation indexes include the execution time for one or both of the compression and the reconstruction of the data.Type: ApplicationFiled: June 18, 2021Publication date: December 30, 2021Inventors: Katsuto SATO, Hiroaki AKUTSU
-
Patent number: 10679103Abstract: Provided is an information processing apparatus configured to convert image data that has been input into saved data to save in a storage unit and reproduce the image data from the saved data. The information processing apparatus includes: an encoder unit configured to convert the image data into the saved data; and a decoder unit configured to reproduce the saved data as the image data. The encoder unit includes: a recognition unit configured to generate class tag information from the image data that has been input; a segmentation unit configured to generate region information that distinguishes a recognition target region and a background region from the image data that has been input; and a region separation unit configured to generate a background image according to the background region from the image data that has been input based on the region information.Type: GrantFiled: May 30, 2018Date of Patent: June 9, 2020Assignee: Hitachi, Ltd.Inventors: Yuki Kondo, Katsuto Sato
-
Patent number: 10592274Abstract: This computer system includes: at least one computer having a memory and a plurality of CPU cores; and a storage sub device having a plurality of logical storage units configured using storage devices. In the computer, a plurality of queues are configured in the memory, and at least one of the plurality of CPU cores is assigned to each of the plurality of queues. The queue is enqueued with an I/O command dispatched from a CPU core, to which the queue is assigned, to a logical storage unit. The computer system has access control information including information concerning whether to accept or refuse access from each queue to each logical storage unit.Type: GrantFiled: October 26, 2015Date of Patent: March 17, 2020Assignee: HITACHI, LTD.Inventors: Katsuto Sato, Tetsuro Honmura
-
Patent number: 10481946Abstract: An information processing device for reducing the number of times of interrupt notification for notifying completion of execution of input/output instruction and lightening a load of interrupt processing is described. The information processing device prescribes that a driver checks a completion state of a preceding input/output instruction after issuance of the input/output instruction. An issuing timing of the input/output instruction is considered to be a polling timing for checking the completion state of the preceding input/output instruction. Before the input/output device transmits interrupt notification to a CPU, the input/output device sets a timer to stand by for a prescribed time. A processing unit which resets the timer and extends the standby time by a prescribed time in a case where notification that a subsequent input/output instruction is issued arrives from a driver to the input/output device during the time is additionally provided to the input/output device.Type: GrantFiled: May 12, 2014Date of Patent: November 19, 2019Assignee: HITACHI, LTD.Inventors: Katsuto Sato, Yuki Kondo
-
Patent number: 10402333Abstract: A computer system includes a main memory, a lower class memory, and a secondary storage medium and executes an operating system, an in-memory computing program, and a prefetch optimizer program. The in-memory computing program writes processing target data including a plurality of data objects stored in the secondary storage medium into a plurality of continuous areas on a virtual memory space and executes a process while accessing the continuous area. When detecting that the operating system executes a class-in process triggered upon a page fault for a predetermined virtual page, the prefetch optimizer program acquires information of the continuous area from the in-memory computing program and directs the operating system to execute a class-in process for virtual pages included in the predetermined continuous area including the predetermined virtual page.Type: GrantFiled: January 18, 2016Date of Patent: September 3, 2019Assignee: Hitachi, Ltd.Inventors: Katsuto Sato, Nobukazu Kondo, Naruki Kurata
-
Publication number: 20190236076Abstract: Provided is a computer generating a virtual database. The computer is connected to a plurality of databases systems managing a database and a cache memory system providing a cache area, holds virtual database management information for managing a plurality of databases constituting the virtual database, cache management information, and latency information for managing a latency when data is acquired from the databases, and selects a cache area from which cache data is to be deleted, based on an evaluation value calculated using the cache management information and the latency information in a case where the cache area for storing the data acquired in a case where a query for referring to the virtual database is received is not sufficient.Type: ApplicationFiled: February 24, 2017Publication date: August 1, 2019Applicant: HITACHI, LTD.Inventors: Nobukazu KONDO, Naruki KURATA, Katsuto SATO
-
Publication number: 20190213049Abstract: First software operated on a first computer assigns data to be computed to second software operated on second computers. Second managers operated on the plurality of second computers respectively obtain data assignment information notified from the first software, and respectively notify the data assignment information to a first manager operated on the first computer. The first manager decides priority for the data to be computed transferred between the plurality of second computers based on the data assignment information. The first manager sets the priority to the network device.Type: ApplicationFiled: February 15, 2017Publication date: July 11, 2019Applicant: HITACHI, LTD.Inventors: Naruki KURATA, Katsuto SATO, Nobukazu KONDO
-
Publication number: 20190065946Abstract: An activation state decision unit includes a plurality of parameter units made to process data on the basis of parameters respectively managed thereby. Each of the parameter units includes a number generator that generates a numerical number a sign of which varies, a number processor (such as an adder) that creates a parameter to process the data on the basis of the parameter and the numerical number generated by the number generator, and a parameter updating unit that updates the parameter on the basis of a cost value, which is acquired by evaluation of the processed data by an evaluation system, and the numerical number generated by the number generator. The number generator changes the generated numerical number in each data processing, and generates the numerical number in such a manner that order of a sign variation of the numerical number varies between the parameter units.Type: ApplicationFiled: May 15, 2018Publication date: February 28, 2019Inventors: Katsuto SATO, Yuki KONDOH, Hiroaki AKUTSU
-
Publication number: 20180373964Abstract: Provided is an information processing apparatus configured to convert image data that has been input into saved data to save in a storage unit and reproduce the image data from the saved data. The information processing apparatus includes: an encoder unit configured to convert the image data into the saved data; and a decoder unit configured to reproduce the saved data as the image data. The encoder unit includes: a recognition unit configured to generate class tag information from the image data that has been input; a segmentation unit configured to generate region information that distinguishes a recognition target region and a background region from the image data that has been input; and a region separation unit configured to generate a background image according to the background region from the image data that has been input based on the region information.Type: ApplicationFiled: May 30, 2018Publication date: December 27, 2018Inventors: Yuki KONDO, Katsuto SATO
-
Patent number: 10162530Abstract: A computer coupled to an external apparatus via an I/O device comprising, a control unit configured to assign a command identifier to a command issued to the external apparatus, wherein the I/O device includes a collision detection unit defined a partial command identifier space which is a subspace of a command identifier space that is a set of a plurality of command identifiers, and wherein the collision detection unit is configured to: shift an arrangement of the partial command identifier space within the command identifier space; and determine whether or not the assigned command identifier collides with another command identifier that is in use.Type: GrantFiled: September 18, 2014Date of Patent: December 25, 2018Assignee: Hitachi, Ltd.Inventors: Katsuto Sato, Yuki Kondoh
-
Publication number: 20180307607Abstract: A computer system includes a main memory, a lower class memory, and a secondary storage medium and executes an operating system, an in-memory computing program, and a prefetch optimizer program. The in-memory computing program writes processing target data including a plurality of data objects stored in the secondary storage medium into a plurality of continuous areas on a virtual memory space and executes a process while accessing the continuous area. When detecting that the operating system executes a class-in process triggered upon a page fault for a predetermined virtual page, the prefetch optimizer program acquires information of the continuous area from the in-memory computing program and directs the operating system to execute a class-in process for virtual pages included in the predetermined continuous area including the predetermined virtual page.Type: ApplicationFiled: January 18, 2016Publication date: October 25, 2018Inventors: Katsuto SATO, Nobukazu KONDO, Naruki KURATA
-
Publication number: 20180253331Abstract: This computer system includes: at least one computer having a memory and a plurality of CPU cores; and a storage sub device having a plurality of logical storage units configured using storage devices. In the computer, a plurality of queues are configured in the memory, and at least one of the plurality of CPU cores is assigned to each of the plurality of queues. The queue is enqueued with an I/O command dispatched from a CPU core, to which the queue is assigned, to a logical storage unit. The computer system has access control information including information concerning whether to accept or refuse access from each queue to each logical storage unit.Type: ApplicationFiled: October 26, 2015Publication date: September 6, 2018Applicant: HITACHI, LTD.Inventors: Katsuto SATO, Tetsuro HONMURA
-
Publication number: 20170090756Abstract: A computer coupled to an external apparatus via an I/O device comprising, a control unit configured to assign a command identifier to a command issued to the external apparatus, wherein the I/O device includes a collision detection unit defined a partial command identifier space which is a subspace of a command identifier space that is a set of a plurality of command identifiers, and wherein the collision detection unit is configured to: shift an arrangement of the partial command identifier space within the command identifier space; and determine whether or not the assigned command identifier collides with another command identifier that is in use.Type: ApplicationFiled: September 18, 2014Publication date: March 30, 2017Inventors: Katsuto SATO, Yuki KONDOH
-
Publication number: 20170017516Abstract: An information processing device for reducing the number of times of interrupt notification for notifying completion of execution of input/output instruction and lightening a load of interrupt processing is described. The information processing device prescribes that a driver checks a completion state of a preceding input/output instruction after issuance of the input/output instruction. An issuing timing of the input/output instruction is considered to be a polling timing for checking the completion state of the preceding input/output instruction. Before the input/output device transmits interrupt notification to a CPU, the input/output device sets a timer to stand by for a prescribed time. A processing unit which resets the timer and extends the standby time by a prescribed time in a case where notification that a subsequent input/output instruction is issued arrives from a driver to the input/output device during the time is additionally provided to the input/output device.Type: ApplicationFiled: May 12, 2014Publication date: January 19, 2017Applicant: HITACHI, LTD.Inventors: Katsuto SATO, Yuki KONDO
-
Patent number: 9461962Abstract: A network address management unit (210) allocates, to the first edge node, a first network address (500) on which a physical configuration of a first edge node (100a) is reflected. The network address management unit, when a second edge node (100b) is coupled to the first edge node, allocates, to the first edge node, a second network address (510) on which the physical configuration of the first edge node is reflected with respect to the second edge node. When the first edge node receives a packet that designates the first or second network address as a destination network address, the first edge node, based on the destination network address designated by the received packet, determines whether the received packet is transferred to the second edge node and discriminates a transfer destination path in the first edge node.Type: GrantFiled: December 5, 2014Date of Patent: October 4, 2016Assignee: HITACHI, LTD.Inventors: Katsuto Sato, Junji Yamamoto