Patents by Inventor Kaushik Saha
Kaushik Saha has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8456197Abstract: A first sensing circuit has input terminals coupled to a true differential signal line and a complementary differential signal line. A second sensing circuit also has input terminals coupled to said true signal and said complementary signal. Each sensing circuit has a true signal sensing path and a complementary signal sensing path. The first sensing circuit has an imbalance that is biased towards the complementary signal sensing path, while the second sensing circuit has an imbalance that is biased towards the true signal sensing path. Outputs from the first and second sensing circuits are processed by a logic circuit producing an output signal that is indicative of whether there a sufficient differential signal for sensing has been developed between the true differential signal line and the complementary differential signal line.Type: GrantFiled: May 31, 2011Date of Patent: June 4, 2013Assignee: STMicroelectronics International N.V.Inventors: Prashant Dubey, Navneet Gupta, Shailesh Kumar Pathak, Kaushik Saha, Gagandeep Singh Sachdev
-
Publication number: 20120169378Abstract: A first sensing circuit has input terminals coupled to a true differential signal line and a complementary differential signal line. A second sensing circuit also has input terminals coupled to said true signal and said complementary signal. Each sensing circuit has a true signal sensing path and a complementary signal sensing path. The first sensing circuit has an imbalance that is biased towards the complementary signal sensing path, while the second sensing circuit has an imbalance that is biased towards the true signal sensing path. Outputs from the first and second sensing circuits are processed by a logic circuit producing an output signal that is indicative of whether there a sufficient differential signal for sensing has been developed between the true differential signal line and the complementary differential signal line.Type: ApplicationFiled: May 31, 2011Publication date: July 5, 2012Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Prashant Dubey, Navneet Gupta, Shailesh Kumar Pathak, Kaushik Saha, Gagandeep Singh Sachdev
-
Publication number: 20120044226Abstract: An image processing arrangement includes an input to receive an indicator of a power characteristic related to an image processing arrangement and an image processor to process an image based on the indicator of the power characteristic.Type: ApplicationFiled: September 30, 2010Publication date: February 23, 2012Applicant: STMicroelectronics PVT. LTD.Inventors: Surinder Pal Singh, Kaushik Saha, Sumit Johar
-
Publication number: 20110291642Abstract: A system for power measurement in an electronic device includes a sensing unit, an analog-to-digital converter (ADC) and a controller. The sensing unit senses voltage across a power source and modulates a carrier signal based on the sensed voltage. The ADC converts a combination of the modulated carrier signal and audio signals received by the electronic device to generate a digitized combined signal and provides the digitized combined signal to the controller. The controller separates digitized modulated carrier signal and digitized audio signals. The digitized modulated carrier signal is demodulated to generate an output signal that provides a measure of the power consumed by the electronic device.Type: ApplicationFiled: July 23, 2010Publication date: December 1, 2011Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Surinder Pal SINGH, Kaushik SAHA
-
Patent number: 7983342Abstract: A macro-block level parallel video decoder for a parallel processing environment is provided. The video decoder includes a Variable Length Decoding (VLD) block for decoding the encoded Discrete Cosine Transform (DCT) coefficients, a master node that receives the decoded DCT coefficients, and multiple slave nodes/processors for parallel implementation of Inverse Discrete Cosine Transform (IDCT) and motion compensation at the macro-block level. Also provided is a method for macro-block level video decoding in a parallel processing system.Type: GrantFiled: July 28, 2005Date of Patent: July 19, 2011Assignee: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Abhik Sarkar, Srijib Narayan Maiti
-
Publication number: 20110150351Abstract: Parallelization of decoding of a data stream encoded with a variable length code includes determining one or more markers, each of which indicates a position within the encoded data stream. The determined markers are included into the encoded data stream together with the encoded data. At the decoder side, the markers are parsed from the encoded data stream and based on the extracted markers. The encoded data is separated into partitions, which are decoded separately and in parallel.Type: ApplicationFiled: February 9, 2010Publication date: June 23, 2011Applicant: STMICROELECTRONICS Pvt. Ltd.Inventors: Surinder Pal SINGH, Aneesh Bhasin, Kaushik Saha
-
Patent number: 7870177Abstract: The embodiments of the present invention provide a scalable method for implementing FFT/IFFT computations in multiprocessor architectures that provides improved throughput by eliminating the need for inter-processor communication after the computation of the first “log2P” stages for an implementation using “P” processing elements, comprising computing each butterfly of the first “log2P” stages on either a single processor or each of the “P” processors simultaneously and distributing the computation of the butterflies in all the subsequent stages among the “P” processors such that each chain of cascaded butterflies consisting of those butterflies that have inputs and outputs connected together, are processed by the same processor.Type: GrantFiled: February 17, 2004Date of Patent: January 11, 2011Assignee: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Srijib Narayan
-
Patent number: 7774397Abstract: An FFT/IFFT processor having computation logic capable of processing butterfly operations, and storage for storing the operands of butterfly operations, including a mechanism for storing the operands of multiple consecutive butterfly operations in contiguous storage locations and wherein the computation logic is capable of simultaneously accessing and processing said multiple butterfly operations.Type: GrantFiled: December 3, 2004Date of Patent: August 10, 2010Assignee: STMicroelectronics (R&D) Ltd.Inventors: Kaushik Saha, Srijib Narayan Maiti, Marco Cornero
-
Publication number: 20100158108Abstract: An embodiment of the present disclosure relates to system comprises an encoding device. Said encoding device comprises a compression unit, a quantizer, a bit estimator, a bit rate encoder and a variable length encoder. An embodiment also is a method of encoding. Said method estimates a number of bits to encode a macroblock after compressing the data stream. Then the estimated bit encoded by a bit rate encoder and further quantized by the quantizer to get the final encoded bit stream. The number of bits required to encode a macroblock is estimated after the quantization process and before the encoding process. The macroblock bit estimator estimates the number of bits required to encode a particular macroblock depending on the quantized AC coefficients of that macroblock and the quantized AC coefficients of the neighboring frames normalized at a macroblock level.Type: ApplicationFiled: December 11, 2009Publication date: June 24, 2010Applicants: STMicroelectronics Pvt. Ltd., STMicroelectrics S.r.l.Inventors: Megha AGARWAL, Sumit JOHAR, Kaushik SAHA, Emiliano Mario Piccinelli
-
Patent number: 7739322Abstract: The embodiments of the present invention provide a scalable method for implementing FFT/IFFT computations in multiprocessor architectures that provides improved throughput by eliminating the need for inter-processor communication after the computation of the first “log2P” stages for an implementation using “P” processing elements, comprising computing each butterfly of the first “log2P” stages on either a single processor or each of the “P” processors simultaneously and distributing the computation of the butterflies in all the subsequent stages among the “P” processors such that each chain of cascaded butterflies consisting of those butterflies that have inputs and outputs connected together, are processed by the same processor.Type: GrantFiled: February 17, 2004Date of Patent: June 15, 2010Assignee: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Srijib Narayan
-
Publication number: 20090265739Abstract: The present invention discloses a system and method for channel selection in a digital broadcast reception terminal. The system tunes to different frequencies and generates visual clips corresponding to a plurality of channels in a frequency band. Visual clips of multiple channels are simultaneously displayed on a display screen which provides the user an easy way to select a desired program.Type: ApplicationFiled: April 18, 2008Publication date: October 22, 2009Applicant: STMicroelectronics Pvt. Ltd.Inventors: Prabhjot Singh ARORA, Kaushik Saha
-
Publication number: 20090103622Abstract: A system and corresponding method determines a macroblock partition to transcode digital data from a first video standard to a second video standard with any spatial resolution. The system includes a processing module and an encoding module. The processing module processes digital data to determine a macroblock partition. The encoding module is coupled to the processing module for encoding the digital data based on the macroblock partition. The system is further coupled to a decoding module for receiving the digital data. The method determines the partition of a macroblock for transcoding digital data with any spatial resolution and without any motion estimation.Type: ApplicationFiled: October 16, 2008Publication date: April 23, 2009Applicants: STMicroelectronics Pvt. Ltd., STMicroelectronics S.r.I.Inventors: Subarna Tripathi, Kaushik Saha, Emiliana Picinelli
-
Patent number: 7489742Abstract: A system for clock recovery in digital video communication includes a delay measurement block for generating PCR input signals and for continuously determining the time interval between successive PCR input signals. The system also includes a first storage device for generating a first PCR signal corresponding to the time interval between arrival of successive PCR input signals and a PCR inter-arrival time computation filtering device to determine the average time of arrival difference between successive PCR packets. The system further includes an error correction device for minimizing error in the average PCR difference between successive PCR packets, a controlled system clock generator coupled to the output of the error correction device to generate system clock, a second storage device for generating a first system clock output, and a controlled clock period difference computation element for computing the clock period difference between the first and second system clock outputs.Type: GrantFiled: October 19, 2005Date of Patent: February 10, 2009Assignee: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Chiranjib Chakraborty, Subrata Chatterjee
-
Patent number: 7409418Abstract: An improved Finite Impulse Response (FIR) filter is presented which provides linear scalability and implementation without the need for delay lines. A multiprocessor architecture includes a plurality of ALUs (Arithmetic and Logic Unit), Multipliers units, Data cache, and Load/Store units sharing a common Instruction cache. A multi-port memory is also included. An assigning functionality assigns to each available processing unit the computation of specified unique partial product terms and the accumulation of each computed partial product on specified output sample values.Type: GrantFiled: November 17, 2003Date of Patent: August 5, 2008Assignee: STMicroelectronics PVT. Ltd.Inventors: Kaushik Saha, Srijib N. Maiti
-
Publication number: 20060209989Abstract: A system for clock recovery in digital video communication includes a delay measurement block for generating PCR input signals and for continuously determining the time interval between successive PCR input signals. The system also includes a first storage device for generating a first PCR signal corresponding to the time interval between arrival of successive PCR input signals and a PCR inter-arrival time computation filtering device to determine the average time of arrival difference between successive PCR packets. The system further includes an error correction device for minimizing error in the average PCR difference between successive PCR packets, a controlled system clock generator coupled to the output of the error correction device to generate system clock, a second storage device for generating a first system clock output, and a controlled clock period difference computation element for computing the clock period difference between the first and second system clock outputs.Type: ApplicationFiled: October 19, 2005Publication date: September 21, 2006Inventors: Kaushik Saha, Chiranjib Chakraborty, Subrata Chatterjee
-
Publication number: 20060072674Abstract: A macro-block level parallel video decoder for a parallel processing environment is provided. The video decoder includes a Variable Length Decoding (VLD) block for decoding the encoded Discrete Cosine Transform (DCT) coefficients, a master node that receives the decoded DCT coefficients, and multiple slave nodes/processors for parallel implementation of Inverse Discrete Cosine Transform (IDCT) and motion compensation at the macro-block level. Also provided is a method for macro-block level video decoding in a parallel processing system.Type: ApplicationFiled: July 28, 2005Publication date: April 6, 2006Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Kaushik Saha, Abhik Sarkar, Srijib Maiti
-
Publication number: 20050138098Abstract: An FFT/IFFT processor having computation logic capable of processing butterfly operations, and storage for storing the operands of butterfly operations, including a mechanism for storing the operands of multiple consecutive butterfly operations in contiguous storage locations and wherein the computation logic is capable of simultaneously accessing and processing said multiple butterfly operations.Type: ApplicationFiled: December 3, 2004Publication date: June 23, 2005Applicant: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Srijib Maiti, Marco Cornero
-
Publication number: 20040236809Abstract: The embodiments of the present invention provide a scalable method for implementing FFT/IFFT computations in multiprocessor architectures that provides improved throughput by eliminating the need for inter-processor communication after the computation of the first “log2P” stages for an implementation using “P” processing elements, comprising computing each butterfly of the first “log2P” stages on either a single processor or each of the “P” processors simultaneously and distributing the computation of the butterflies in all the subsequent stages among the “P” processors such that each chain of cascaded butterflies consisting of those butterflies that have inputs and outputs connected together, are processed by the same processor.Type: ApplicationFiled: February 17, 2004Publication date: November 25, 2004Inventors: Kaushik Saha, Srijib Narayan
-
Publication number: 20040167950Abstract: A linear scalable method computes a Fast Fourier Transform (FFT) or Inverse Fast Fourier transform (IFFT) in a multiprocessing system using a decimation in time approach. Linear scalability means, as the number of processor increases by a factor P (for example), the computational cycle reduces by exactly the same factor P. The method includes computing the first two stages of an N-point FFT/IFFT as a single radix-4 butterfly computation operation while implementing the remaining (log2N−2) stages as radix-2 operations. Each radix-2 operation employs a single radix-2 butterfly computation loop without employing nested loops. The method also includes distributing the computation of the butterflies in each sage such that each processor computes an equal number of complete butterfly calculations thereby eliminating data interdependency in the stage.Type: ApplicationFiled: December 3, 2003Publication date: August 26, 2004Applicant: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Srijib Narayan Maiti
-
Publication number: 20040153487Abstract: An improved Finite Impulse Response (FIR) filter is presented which provides linear scalability and implementation without the need for delay lines. A multiprocessor architecture includes a plurality of ALUs (Arithmetic and Logic Unit), Multipliers units, Data cache, and Load/Store units sharing a common Instruction cache. A multi-port memory is also included. An assigning functionality assigns to each available processing unit the computation of specified unique partial product terms and the accumulation of each computed partial product on specified output sample values.Type: ApplicationFiled: November 17, 2003Publication date: August 5, 2004Applicant: STMicroelectronics, S.r.lInventors: Kaushik Saha, Srijib N. Maiti