Patents by Inventor Kazimierz Szczypinski
Kazimierz Szczypinski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9153297Abstract: An integrated circuit comprising at least one signal path which is adapted to route at least one signal from an origin to a target block, said signal path comprising at least an adjustable driver circuit comprising an input and an output, which is adapted to receive an electric signal having a first signal power as an input signal and which is adapted to provide an electric signal having a second signal power as an output signal is provided. Furthermore, the integrated circuit comprises at least one interconnect having an ohmic resistance and an electric capacity and being adapted to route said electric signal having a second signal power to said target block. Furthermore, a method for manufacturing such an integrated circuit is provided.Type: GrantFiled: April 3, 2008Date of Patent: October 6, 2015Assignee: Infineon Technologies AGInventors: Kazimierz Szczypinski, Wen-Ming Lee
-
Patent number: 8756393Abstract: Embodiments of the invention relate to a control circuit comprising a clock signal connection for receiving a system clock signal, a write signal connection for receiving a write signal, and a write control circuit for executing write commands, wherein the write control circuit is designed to start executing a write command when a write signal is applied to the write signal connection during an edge of the system clock signal.Type: GrantFiled: October 30, 2008Date of Patent: June 17, 2014Assignee: Qimonda AGInventor: Kazimierz Szczypinski
-
Patent number: 8098086Abstract: Integrated circuit and programmable delay. One embodiment provides an integrated circuit including a programmable delay element having a plurality of single delay cells. The delay cells include a first input and a second input and a first output. The delay cells are arranged to form a chain such that the first output of a preceding delay cell is coupled to the second input of a successive delay cell. The first inputs of any delay cells are configured to receive an input signal to be delayed. The delay cells out of the plurality of delay cells is configured to constitute a starting point of a signal path including any of the delay cells arranged downstream of the starting point. The first output of the last delay cell in the chain forms an output of the programmable delay element.Type: GrantFiled: November 4, 2010Date of Patent: January 17, 2012Assignee: Qimonda AGInventor: Kazimierz Szczypinski
-
Patent number: 7928790Abstract: Integrated circuit and programmable delay. One embodiment provides an integrated circuit including a programmable delay element having a plurality of single delay cells. The delay cells include a first input and a second input and a first output. The delay cells are arranged to form a chain such that the first output of a preceding delay cell is coupled to the second input of a successive delay cell. The first inputs of any delay cells are configured to receive an input signal to be delayed. The delay cells out of the plurality of delay cells is configured to constitute a starting point of a signal path including any of the delay cells arranged downstream of the starting point. The first output of the last delay cell in the chain forms an output of the programmable delay element.Type: GrantFiled: August 20, 2008Date of Patent: April 19, 2011Assignee: Qimonda AGInventor: Kazimierz Szczypinski
-
Publication number: 20110057699Abstract: Integrated circuit and programmable delay. One embodiment provides an integrated circuit including a programmable delay element having a plurality of single delay cells. The delay cells include a first input and a second input and a first output. The delay cells are arranged to form a chain such that the first output of a preceding delay cell is coupled to the second input of a successive delay cell. The first inputs of any delay cells are configured to receive an input signal to be delayed. The delay cells out of the plurality of delay cells is configured to constitute a starting point of a signal path including any of the delay cells arranged downstream of the starting point. The first output of the last delay cell in the chain forms an output of the programmable delay element.Type: ApplicationFiled: November 4, 2010Publication date: March 10, 2011Applicant: QIMONDA AGInventor: Kazimierz Szczypinski
-
Publication number: 20100045351Abstract: Integrated circuit and programmable delay. One embodiment provides an integrated circuit including a programmable delay element having a plurality of single delay cells. The delay cells include a first input and a second input and a first output. The delay cells are arranged to form a chain such that the first output of a preceding delay cell is coupled to the second input of a successive delay cell. The first inputs of any delay cells are configured to receive an input signal to be delayed. The delay cells out of the plurality of delay cells is configured to constitute a starting point of a signal path including any of the delay cells arranged downstream of the starting point. The first output of the last delay cell in the chain forms an output of the programmable delay element.Type: ApplicationFiled: August 20, 2008Publication date: February 25, 2010Applicant: QIMONDA AGInventor: Kazimierz Szczypinski
-
Publication number: 20090251206Abstract: An integrated circuit comprising at least one signal path which is adapted to route at least one signal from an origin to a target block, said signal path comprising at least an adjustable driver circuit comprising an input and an output, which is adapted to receive an electric signal having a first signal power as an input signal and which is adapted to provide an electric signal having a second signal power as an output signal is provided. Furthermore, the integrated circuit comprises at least one interconnect having an ohmic resistance and an electric capacity and being adapted to route said electric signal having a second signal power to said target block. Furthermore, a method for manufacturing such an integrated circuit is provided.Type: ApplicationFiled: April 3, 2008Publication date: October 8, 2009Inventors: Kazimierz Szczypinski, Weng-Ming Lee
-
Patent number: 7549001Abstract: Methods, systems, and articles of manufacture for transferring control commands to a memory device. In one embodiment, the memory device comprises at least one serial command terminal with a downstream serial command decoder for receiving and decoding external command code as a serial bit sequence. Embodiments of the invention also disclose a memory controller comprising both a multiplicity of parallel command outputs and at least one serial command output for transmitting command code to the memory device as a serial bit sequence.Type: GrantFiled: July 11, 2005Date of Patent: June 16, 2009Assignee: Infineon Technologies AGInventor: Kazimierz Szczypinski
-
Publication number: 20090119472Abstract: Embodiments of the invention relate to a control circuit comprising a clock signal connection for receiving a system clock signal, a write signal connection for receiving a write signal, and a write control circuit for executing write commands, wherein the write control circuit is designed to start executing a write command when a write signal is applied to the write signal connection during an edge of the system clock signal.Type: ApplicationFiled: October 30, 2008Publication date: May 7, 2009Inventor: Kazimierz Szczypinski
-
Patent number: 7433261Abstract: A memory includes a row address latch. The row address latch includes a first stage configured to latch a row address for a memory read or write operation, and a second stage configured to latch a row address for a memory bank auto-refresh. The row address latch provides the row address from the first stage in response to an activate command and provides the row address from the second stage in response to a directed auto-refresh command.Type: GrantFiled: October 17, 2005Date of Patent: October 7, 2008Assignee: Infineon Technologies AGInventors: Margaret Clark Freebern, Kazimierz Szczypinski
-
Patent number: 7304515Abstract: The invention involves a clock pulse synchronization process as well as a device to be used in the synchronization of clock pulses, including a first delay apparatus with variably controllable delay period, in which a clock pulse or a signal derived from it, has a variably controllable delay period imposed on it and is then emitted as a delayed signal. In addition to the first delay apparatus with variably controllable delay period, a second delay apparatus with variably controllable delay period is provided.Type: GrantFiled: January 25, 2005Date of Patent: December 4, 2007Assignee: Infineon Technologies AGInventors: Martin Brox, Patrick Heyne, Alessandro Minzoni, Rajashekhar Rao, Kazimierz Szczypinski
-
Publication number: 20070086266Abstract: A memory includes a row address latch. The row address latch includes a first stage configured to latch a row address for a memory read or write operation, and a second stage configured to latch a row address for a memory bank auto-refresh. The row address latch provides the row address from the first stage in response to an activate command and provides the row address from the second stage in response to a directed auto-refresh command.Type: ApplicationFiled: October 17, 2005Publication date: April 19, 2007Inventors: Margaret Freebern, Kazimierz Szczypinski
-
Patent number: 7170819Abstract: A semiconductor memory includes a control circuit for generating an internal read command signal depending on an externally applied read command signal. A clock generating circuit generates a system clock signal and a time shifted clock signal generated by a DLL circuit. A latency counter circuit comprises a first control circuit for generating a first control signal and a second control circuit for generating a second control signal. The first control signal is used to latch the internal read command signal in one of FIFO-latching cells. The latching is carried out in a system clock domain. The second control signal is used to release a time shifted internal read command signal from one of the FIFO-latching cells in a DLL clock domain. The relationship between first and second control signals determines a CAS latency by which data items appear at a data terminal synchronous with an externally applied clock signal.Type: GrantFiled: May 4, 2005Date of Patent: January 30, 2007Assignee: Infineon Technologies AGInventor: Kazimierz Szczypinski
-
Publication number: 20060250883Abstract: A semiconductor memory includes a control circuit for generating an internal read command signal depending on an externally applied read command signal. A clock generating circuit generates a system clock signal and a time shifted clock signal generated by a DLL circuit. A latency counter circuit comprises a first control circuit for generating a first control signal and a second control circuit for generating a second control signal. The first control signal is used to latch the internal read command signal in one of FIFO-latching cells. The latching is carried out in a system clock domain. The second control signal is used to release a time shifted internal read command signal from one of the FIFO-latching cells in a DLL clock domain. The relationship between first and second control signals determines a CAS latency by which data items appear at a data terminal synchronous with an externally applied clock signal.Type: ApplicationFiled: May 4, 2005Publication date: November 9, 2006Inventor: Kazimierz Szczypinski
-
Patent number: 7123523Abstract: An integrated circuit, in particular an integrated memory circuit, has an input circuit for the purpose of receiving a signal. The input circuit has an activation input for an activation signal in order to activate the input circuit, in a manner dependent on the activation signal, for the purpose of receiving signals.Type: GrantFiled: September 25, 2003Date of Patent: October 17, 2006Assignee: Infineon Technologies AGInventors: Andre Schäfer, Kazimierz Szczypinski, Jens Polney
-
Publication number: 20060018165Abstract: The subject matter of the invention is a digital memory circuit having a multiplicity of memory cells, address terminals for applying address information for addressing respectively selected memory cells, data terminals for inputting and outputting the memory data which is to be written into, or has been read out at the addressed memory cells, an internal control device which responds to control commands as a function of external command code words in order to initiate operations of the memory circuit, and a plurality of parallel command terminals for receiving external multibit command code words, in each case in parallel format. According to the invention, at least one serial command terminal with a downstream serial command decoder is additionally provided for receiving and decoding external command code words, in each case as a serial bit sequence.Type: ApplicationFiled: July 11, 2005Publication date: January 26, 2006Inventor: Kazimierz Szczypinski
-
Patent number: 6975131Abstract: Integrated module having a circuit and a plurality of input/output terminals, each of the input/output terminals being connected to a driver circuit for driving output signals and to a reception circuit for receiving input signals, a first delay element with a first delay time being provided in the integrated module, which delay element can be connected into a signal path of a circuit-internal signal or can be disconnected, in order to delay or to accelerate the circuit-internal signal, wherein provision is made of a first test delay element at a first input/output terminal pair which is embodied in a manner structurally identical to the first delay element, in order, in a test operation, to determine the delay time by means of the signal propagation time between the two input/output terminals of the first input/output terminal pair.Type: GrantFiled: February 20, 2004Date of Patent: December 13, 2005Assignee: Infineon Technologies AGInventors: Kazimierz Szczypinski, Johann Pfeiffer
-
Publication number: 20050179478Abstract: The invention involves a clock pulse synchronization process as well as a device (1, 101) to be used in the synchronization of clock pulses (CLK), containing a first delay apparatus (2a) with variably controllable delay period (tvar), in which a clock pulse (CLK) or a signal derived from it, has a variably controllable delay period (tvar) imposed on it and is then emitted as a delayed signal (FBA), characterized in that in addition to the first delay apparatus (2a) with variably controllable delay period (tvar), a second delay apparatus (2b) with variably controllable delay period (tvar) is provided.Type: ApplicationFiled: January 25, 2005Publication date: August 18, 2005Applicant: Infineon Technologies AGInventors: Martin Brox, Patrick Heyne, Alessandro Minzoni, Rajashekhar Rao, Kazimierz Szczypinski
-
Patent number: 6920074Abstract: In a semiconductor memory, there is capacitive coupling between bit lines that largely run in parallel. Outer sections of the bit lines are connected via respective switches to a sense amplifier arranged between the switches. When a memory cell is being read, the capacitive interference by other bit lines that are not coupled to the memory cell being read is kept as low as possible before the start of amplification by the sense amplifier by turning on the switches in that bit line. During the amplification phase, the remote outer section of that bit line is disconnected using the appropriate switch. In one embodiment, the capacitance of the bit line that is not connected to the memory cell to be read is increased further by additionally activating a precharging circuit.Type: GrantFiled: August 18, 2003Date of Patent: July 19, 2005Assignee: Infineon Technologies AGInventors: Helmut Fischer, Kazimierz Szczypinski
-
Patent number: 6917562Abstract: The invention involves a component with a connection (3b), as well as at least one further connection (3a), whereby differential input clock pulses (CLK, CLKT; /CLK, /CLKT) can be applied to the connections (3a, 3b), or a single input clock pulse (CLK, CLKT) applied to the connection (3b) and/or to the further connection (3a)—, and where the component in addition has a first and a second pulse relay device (50, 51), where the first pulse relay device (50) has been provided for relaying differential input clock pulses (CLK, CLKT; /CLK, /CLKT), and the second pulse relay device (51) for relaying a single input clock pulse (CLK, CLKT).Type: GrantFiled: September 10, 2003Date of Patent: July 12, 2005Assignee: Infineon Technologies AGInventors: Andre Schaefer, Johann Pfeiffer, Kazimierz Szczypinski