Patents by Inventor Kazuaki Kawaguchi
Kazuaki Kawaguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11862254Abstract: According to one embodiment, a semiconductor integrated circuit includes a first signal line including a first part and a second part, a second signal line including a third part and a fourth part, a first inverter, a second inverter, and a control circuit. A first signal is input to the first part in a first period. A second signal is input to the third part in a second period. The first inverter outputs, to the second part, a first inverted signal obtained such that a logic of the first signal is inverted. The second inverter outputs, to the fourth part, a second inverted signal obtained such that a logic of the second signal is inverted. The control circuit brings the second signal line into a floating state in the first period, and brings the first signal line into a floating state in the second period.Type: GrantFiled: August 24, 2021Date of Patent: January 2, 2024Assignee: Kioxia CorporationInventors: Dongxu Li, Kiyotaro Itagaki, Kazuaki Kawaguchi
-
Publication number: 20220270690Abstract: According to one embodiment, a semiconductor integrated circuit includes a first signal line including a first part and a second part, a second signal line including a third part and a fourth part, a first inverter, a second inverter, and a control circuit. A first signal is input to the first part in a first period. A second signal is input to the third part in a second period. The first inverter outputs, to the second part, a first inverted signal obtained such that a logic of the first signal is inverted. The second inverter outputs, to the fourth part, a second inverted signal obtained such that a logic of the second signal is inverted. The control circuit brings the second signal line into a floating state in the first period, and brings the first signal line into a floating state in the second period.Type: ApplicationFiled: August 24, 2021Publication date: August 25, 2022Applicant: Kioxia CorporationInventors: Dongxu LI, Kiyotaro ITAGAKI, Kazuaki KAWAGUCHI
-
Patent number: 8593852Abstract: According to the embodiments, a first write enable signal that changes with a constant period and a second write enable signal that changes at a time portion in which a limit time between activation/deactivation control of word lines and activation/deactivation control of bit lines is checked are input, a plurality of core control signals in which a time interval with which the core control signals change is locally shorter than a period of the first write enable signal based on the first write enable signal and the second write enable signal that are input is generated, and an operation verification of the resistive random access memory is performed by using the generated core control signals, whereby a cycle time in an arbitrary test cycle is locally and arbitrary adjusted.Type: GrantFiled: September 21, 2011Date of Patent: November 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazuaki Kawaguchi, Kazushige Kanda
-
Patent number: 8264867Abstract: According to one embodiment, a nonvolatile semiconductor storage device having a plurality of operation modes, includes: a plurality of first lines; a plurality of second lines; a plurality of memory cells; a first selection unit that charges the first line to a first selection voltage; and a second selection unit that charges a second line to an unselection voltage and discharges the second line to a second selection voltage after the first line is charged to the first selection voltage by the first selection unit, wherein the second selection unit adjusts at least one of a level of the second selection voltage to which the second line to be selected is to be discharged and a time constant when discharging the second line to be selected, in accordance with an operation mode in which the nonvolatile semiconductor storage device operates among the plurality of operation modes.Type: GrantFiled: September 20, 2010Date of Patent: September 11, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kazuaki Kawaguchi, Takahiko Sasaki, Tomonori Kurosawa
-
Publication number: 20120079330Abstract: According to the embodiments, a first write enable signal that changes with a constant period and a second write enable signal that changes at a time portion in which a limit time between activation/deactivation control of word lines and activation/deactivation control of bit lines is checked are input, a plurality of core control signals in which a time interval with which the core control signals change is locally shorter than a period of the first write enable signal based on the first write enable signal and the second write enable signal that are input is generated, and an operation verification of the resistive random access memory is performed by using the generated core control signals, whereby a cycle time in an arbitrary test cycle is locally and arbitrary adjusted.Type: ApplicationFiled: September 21, 2011Publication date: March 29, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kazuaki KAWAGUCHI, Kazushige Kanda
-
Patent number: 8074144Abstract: Plural data lines read normal data stored in a first area in the memory cell array when the data lines are connected to a selected bit line. Plural parity data lines read parity data from a second area in the memory cell array different from the first area, the parity data being used for an error correction of the normal data stored in the memory cell. A first determination circuit compares the normal data read from the data lines and their expectation value, respectively, and determines whether the data and the expectation value coincide, respectively. A second determination circuit compares the parity data read from the parity data lines and their expectation value, respectively, and determines whether the data and the expectation value coincide, respectively. The second determination circuit includes a selection circuit that selectively outputs a determination result on a part of the parity data lines.Type: GrantFiled: August 31, 2007Date of Patent: December 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Naoaki Kanagawa, Kazuaki Kawaguchi
-
Publication number: 20110235392Abstract: According to one embodiment, a nonvolatile semiconductor storage device having a plurality of operation modes, includes: a plurality of first lines; a plurality of second lines; a plurality of memory cells; a first selection unit that charges the first line to a first selection voltage; and a second selection unit that charges a second line to an unselection voltage and discharges the second line to a second selection voltage after the first line is charged to the first selection voltage by the first selection unit, wherein the second selection unit adjusts at least one of a level of the second selection voltage to which the second line to be selected is to be discharged and a time constant when discharging the second line to be selected, in accordance with an operation mode in which the nonvolatile semiconductor storage device operates among the plurality of operation modes.Type: ApplicationFiled: September 20, 2010Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kazuaki KAWAGUCHI, Takahiko SASAKI, Tomonori KUROSAWA
-
Publication number: 20110019492Abstract: A first write enable signal that changes with a constant period and a second write enable signal that changes at a time portion in which a limit time between activation/deactivation control of word lines and activation/deactivation control of bit lines is checked are input, a plurality of core control signals in which a time interval with which the core control signals change is locally shorter than a period of the first write enable signal based on the first write enable signal and the second write enable signal that are input is generated, and an operation verification of the resistive random access memory is performed by using the generated core control signals, whereby a cycle time in an arbitrary test cycle is locally and arbitrary adjusted.Type: ApplicationFiled: April 1, 2010Publication date: January 27, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuaki KAWAGUCHI, Kazushige KANDA
-
Patent number: 7796461Abstract: A semiconductor device comprises a plurality of memory chips; and a controller configured to supply the plurality of memory chips with signals for controlling the plurality of memory chips. The plurality of memory chips include a chip selection signal input section configured to make a drive-targeted memory chip selected or non-selected, based on an input signal. They also include an address signal input section configured to provide a signal to address the memory chip, based on an input signal. They further include a select address signal input section configured to make the plurality of memory chips selected or non-selected, based on an input signal, and configured divertible to the address signal input section.Type: GrantFiled: September 12, 2007Date of Patent: September 14, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Kazuaki Kawaguchi, Yutaka Shirai
-
Patent number: 7697353Abstract: A semiconductor device includes plural memory cell blocks, each having a memory array of plural memory cells. Plural control circuits are provided in correspondence with each of the memory cell blocks, for writing information to the memory cell blocks and for reading information written in the memory cell blocks. Plural input/output terminals are for inputting the information to be written and for outputting the information to be read. Plural multiplexers are provided in correspondence with each of the input/output terminals, for conveying the information to be written from the input/output terminals and for conveying the information to be read to the input/.output terminals. A bidirectional transfer type buffer is connected to each connection line between the control circuits and the multiplexers, for selectively conveying information from the control circuits to each of the multiplexers and for selectively conveying information from the multiplexers to each of the control circuits.Type: GrantFiled: October 30, 2007Date of Patent: April 13, 2010Assignee: Kabuhsiki Kaisha ToshibaInventors: Kazuaki Kawaguchi, Naoaki Kanagawa
-
Publication number: 20080101130Abstract: A semiconductor device includes plural memory cell blocks, each having a memory cell array of plural memory cells. Plural control circuits are provided in correspondence with each of the memory cell blocks, for writing information to the memory cell blocks and for reading information written in the memory cell blocks. Plural input/output terminals are for inputting the information to be written and for outputting the information to be read. Plural multiplexers are provided in correspondence with each of the input/output terminals, for conveying the information to be written from the input/output terminals and for conveying the information to be read to the input/output terminals. A bidirectional transfer type buffer is connected to each connection line between the control circuits and the multiplexers, for selectively conveying information from the control circuits to each of the multiplexers and for selectively conveying information from the multiplexers to each of the control circuits.Type: ApplicationFiled: October 30, 2007Publication date: May 1, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Kazuaki KAWAGUCHI, Naoaki Kanagawa
-
Publication number: 20080062808Abstract: A semiconductor device comprises a plurality of memory chips; and a controller configured to supply the plurality of memory chips with signals for controlling the plurality of memory chips. The plurality of memory chips include a chip selection signal input section configured to make a drive-targeted memory chip selected or non-selected, based on an input signal. They also include an address signal input section configured to provide a signal to address the memory chip, based on an input signal. They further include a select address signal input section configured to make the plurality of memory chips selected or non-selected, based on an input signal, and configured divertible to the address signal input section.Type: ApplicationFiled: September 12, 2007Publication date: March 13, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Kazuaki Kawaguchi, Yutaka Shirai
-
Publication number: 20080056025Abstract: Plural data lines read normal data stored in a first area in the memory cell array when the data lines are connected to a selected bit line. Plural parity data lines read parity data from a second area in the memory cell array different from the first area, the parity data being used for an error correction of the normal data stored in the memory cell. A first determination circuit compares the normal data read from the data lines and their expectation value, respectively, and determines whether the data and the expectation value coincide, respectively. A second determination circuit compares the parity data read from the parity data lines and their expectation value, respectively, and determines whether the data and the expectation value coincide, respectively. The second determination circuit includes a selection circuit that selectively outputs a determination result on a part of the parity data lines.Type: ApplicationFiled: August 31, 2007Publication date: March 6, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Naoaki Kanagawa, Kazuaki Kawaguchi
-
Patent number: 7120078Abstract: In an FCRAM having a late write function, when a first command signal indicates “write active”, whether a write operation or an auto-refresh operation is to be performed is determined on the basis of a second command signal. For example, when the second command signal indicates “write”, a write operation for a memory cell is performed by a late write scheme. When the second command signal indicates “auto-refresh”, an auto-refresh operation is performed. In the last write cycle of a write operation immediately preceding this auto-refresh operation, addresses for selecting a memory cell as an object of auto-refresh are predetermined. After data write to a memory cell is completed in the last write cycle, row precharge for auto-refresh is performed. After that, an auto-refresh operation (i.e., a data read operation and a data restore operation) is performed for the selected memory cell.Type: GrantFiled: September 23, 2004Date of Patent: October 10, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazuaki Kawaguchi, Shigeo Ohshima
-
Patent number: 7102959Abstract: An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal, an operation mode specifying signal and a selection signal and generate a second signal which causes the start timing of the operation of a row-system circuit to be synchronized with the input timing of a second command. The third circuit is configured to select the first signal when a normal operation mode is specified by the operation mode specifying signal, select the second signal when a test mode is specified, and generate a third signal used to activate at least part of the memory cells in a memory cell array based on a selected one of the first and second signals and the selection signal.Type: GrantFiled: October 5, 2005Date of Patent: September 5, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazuko Inuzuka, Kazuaki Kawaguchi
-
Patent number: 7064988Abstract: An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal, an operation mode specifying signal and a selection signal and generate a second signal which causes the start timing of the operation of a row-system circuit to be synchronized with the input timing of a second command. The third circuit is configured to select the first signal when a normal operation mode is specified by the operation mode specifying signal, select the second signal when a test mode is specified, and generate a third signal used to activate at least part of the memory cells in a memory cell array based on a selected one of the first and second signals and the selection signal.Type: GrantFiled: October 5, 2005Date of Patent: June 20, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazuko Inuzuka, Kazuaki Kawaguchi
-
Publication number: 20060034145Abstract: An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal, an operation mode specifying signal and a selection signal and generate a second signal which causes the start timing of the operation of a row-system circuit to be synchronized with the input timing of a second command. The third circuit is configured to select the first signal when a normal operation mode is specified by the operation mode specifying signal, select the second signal when a test mode is specified, and generate a third signal used to activate at least part of the memory cells in a memory cell array based on a selected one of the first and second signals and the selection signal.Type: ApplicationFiled: October 5, 2005Publication date: February 16, 2006Inventors: Kazuko Inuzuka, Kazuaki Kawaguchi
-
Patent number: 6999356Abstract: A semiconductor device that generates a desired internal power supply by using, as a reference potential, a potential obtained by adjusting a preset standard potential, the semiconductor device comprises; a reference potential selection circuit selecting the reference potential on the basis of digital data from among a plurality of potentials of different levels which are obtained by dividing a power supply voltage, and outputting the reference potential instead of the standard potential; a first decision circuit deciding bits of the digital data; a second decision circuit deciding the bits of the digital data, separately from the first decision circuit; and a data transfer circuit transferring to the reference potential selection circuit the digital data which is decided by either one of the first and second decision circuits.Type: GrantFiled: September 16, 2004Date of Patent: February 14, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Eiji Kozuka, Yasuhiro Suematsu, Kazuaki Kawaguchi, Mikio Miyata
-
Publication number: 20060028885Abstract: An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal, an operation mode specifying signal and a selection signal and generate a second signal which causes the start timing of the operation of a row-system circuit to be synchronized with the input timing of a second command. The third circuit is configured to select the first signal when a normal operation mode is specified by the operation mode specifying signal, select the second signal when a test mode is specified, and generate a third signal used to activate at least part of the memory cells in a memory cell array based on a selected one of the first and second signals and the selection signal.Type: ApplicationFiled: October 5, 2005Publication date: February 9, 2006Inventors: Kazuko Inuzuka, Kazuaki Kawaguchi
-
Patent number: 6973000Abstract: An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal, an operation mode specifying signal and a selection signal and generate a second signal which causes the start timing of the operation of a row-system circuit to be synchronized with the input timing of a second command. The third circuit is configured to select the first signal when a normal operation mode is specified by the operation mode specifying signal, select the second signal when a test mode is specified, and generate a third signal used to activate at least part of the memory cells in a memory cell array based on a selected one of the first and second signals and the selection signal.Type: GrantFiled: September 15, 2003Date of Patent: December 6, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Kazuko Inuzuka, Kazuaki Kawaguchi