Patents by Inventor Kazuaki Nishikata
Kazuaki Nishikata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7974327Abstract: A surface emitting laser element array comprises a plurality of surface emitting laser elements (15) on a same substrate (1) each comprising a mesa post formed of a laminated structure including an active layer (4) for reducing a crosstalk between the surface emitting laser elements constituting the surface emitting laser element array, and for improving a high speed response, wherein each of the surface emitting laser elements (15) comprises a first electrode (9), a second electrode (10) and a third electrode (11) that have a polarity different from that of the first electrode (9); the first electrode (9) is arranged on the mesa post; the second electrode (10) is arranged on one surface of the substrate (1) same as that of the first electrode (9); the third electrode (11) is arranged on the other surface of the substrate (1) opposite to that of the first electrode and the second electrode (9, 10) and is provided as a common electrode of the surface emitting laser elements (15); and an electric current is appType: GrantFiled: September 1, 2006Date of Patent: July 5, 2011Assignee: Furukawa Electric Co., Ltd.Inventors: Maiko Ariga, Takeo Kageyama, Norihiro Iwai, Kazuaki Nishikata
-
Publication number: 20100195689Abstract: A surface emitting laser element array comprises a plurality of surface emitting laser elements (15) on a same substrate (1) each comprising a mesa post formed of a laminated structure including an active layer (4) for reducing a crosstalk between the surface emitting laser elements constituting the surface emitting laser element array, and for improving a high speed response, wherein each of the surface emitting laser elements (15) comprises a first electrode (9), a second electrode (10) and a third electrode (11) that have a polarity different from that of the first electrode (9); the first electrode (9) is arranged on the mesa post; the second electrode (10) is arranged on one surface of the substrate (1) same as that of the first electrode (9); the third electrode (11) is arranged on the other surface of the substrate (1) opposite to that of the first electrode and the second electrode (9, 10) and is provided as a common electrode of the surface emitting laser elements (15); and an electric current is appType: ApplicationFiled: September 1, 2006Publication date: August 5, 2010Applicant: The Furukawa Electric Co., Ltd.Inventors: Maiko Ariga, Takeo Kageyama, Norihiro Iwai, Kazuaki Nishikata
-
Patent number: 7061954Abstract: A method for manufacturing a semiconductor optical waveguide comprises the steps of forming a core layer having an Al content which monotonically increases from the central part thereof to the film surface, and selectively oxidizing the core layer to obtain a peripheral, oxidized region and a central, non-oxidized region acting as a waveguide. The waveguide is tapered to have a circular mode field at the distal end thereof for efficiently coupling with an optical fiber.Type: GrantFiled: June 25, 2001Date of Patent: June 13, 2006Assignee: The Furukawa Electric Co. Ltd.Inventors: Norihiro Iwai, Kazuaki Nishikata, Akihiko Kasukawa
-
Publication number: 20010036681Abstract: A method for manufacturing a semiconductor optical waveguide comprises the steps of forming a core layer having an Al content which monotonically increases from the central part thereof to the film surface, and selectively oxidizing the core layer to obtain a peripheral, oxidized region and a central, non-oxidized region acting as a waveguide. The waveguide is tapered to have a circular mode field at the distal end thereof for efficiently coupling with an optical fiber.Type: ApplicationFiled: June 25, 2001Publication date: November 1, 2001Inventors: Norihiro Iwai, Kazuaki Nishikata, Akihiko Kasukawa
-
Patent number: 6281523Abstract: A method for manufacturing a semiconductor optical waveguide comprises the steps of forming a core layer having an Al content which monotonically increases from the central part thereof to the film surface, and selectively oxidizing the core layer to obtain a peripheral, oxidized region and a central, non-oxidized region acting as a waveguide. The waveguide is tapered to have a circular mode field at the distal end thereof for efficiently coupling with an optical fiber.Type: GrantFiled: October 31, 1997Date of Patent: August 28, 2001Assignee: The Furukawa Electric Co., Ltd.Inventors: Norihiro Iwai, Kazuaki Nishikata, Akihiko Kasukawa
-
Patent number: 6177710Abstract: A semiconductor waveguide type photo detector capable of preventing leak current from occurring and excellent in dark current characteristics, and a manufacturing method thereof are provided.Type: GrantFiled: April 27, 1998Date of Patent: January 23, 2001Assignee: The Furukawa Electric Co., Ltd.Inventors: Kazuaki Nishikata, Koji Hiraiwa
-
Patent number: 6115116Abstract: A waveguide-type variable-sensitivity semiconductor photodetector has a waveguide photodetector area and an optical attenuation area formed on an n-InP substrate. The optical attenuation area includes a GaInAs optical waveguide layer having a bandgap energy of 0.85 eV, a pair of upper and lower cladding layers each having a bandgap energy of 1.35 eV and an intermediate layer disposed at the heterojunction interface between the optical waveguide layer and the upper cladding layer and having a bandgap energy of 1.0 eV. A pile-up of halls at the heterojunction interface is prevented by the intermediate layer to improve the linearity of the output optical signal to the input optical signal.Type: GrantFiled: August 14, 1998Date of Patent: September 5, 2000Assignee: The Furukawa Electric Co., Ltd.Inventors: Junji Yoshida, Noriyuki Yokouchi, Takeharu Yamaguchi, Kazuaki Nishikata
-
Patent number: 5998851Abstract: An optical waveguide type photodiode has a plurality of semiconductor layers formed one upon another on a semiconductor substrate and including an optical absorption layer sandwiched between a pair of optical confinement layers for guiding incident light in parallel with the semiconductor layers, wherein a light absorption quantity per unit length of an optical waveguide area constituted by the optical absorption layer is substantially constant throughout the entire area thereof. Specifically, the optical confinement factor .GAMMA.(x) of the optical waveguide area is set so as to increase with guided distance x of light. Preferably, a device structure is employed in which the thickness d(x) of the optical absorption layer increases with the guided distance x of light.Type: GrantFiled: December 1, 1997Date of Patent: December 7, 1999Assignee: The Furukawa Electric Co., Ltd.Inventor: Kazuaki Nishikata
-
Patent number: 5991473Abstract: A waveguide type semiconductor photodetector comprises a n-InP substrate, and a laminate including a first and second optical confinement layers and an undoped optical absorption layer interposed therebetween. The optical absorption layer has a thickness between 0.2 and 0.5 .mu.m, and a bandgap wavelength smaller than the bandgap wavelength of the first and second optical confinement layers. The photodetector has a large mode field diameter and a small coupling loss between the same and a glass fiber.Type: GrantFiled: July 9, 1997Date of Patent: November 23, 1999Assignee: The Furukawa Electric Co., Ltd.Inventors: Kazuaki Nishikata, Michinori Irikawa
-
Patent number: 5926585Abstract: A waveguide type light receiving element (10) comprises a photodetector section (14), a photo-attenuator section (18), and an electrical isolation section (20) having a light transmission property which electrically isolates the photodetector section from the photo-attenuator section for allowing light transmission. The photodetector section comprises n-type light guide layer (28) and i-type light absorption layer (30) formed on a substrate (22), and a pair of n- and p-type light confinement layers (26 and 32) which sandwich the light guide layer and the light absorption layer therebetween, thereby forming a double hetero junction structure. The photo-attenuator section has a layer structure similar to the photodetector section except for a strained MQW layer disposed instead of the light absorption layer and has an absorption controlling electrode (16) and an electrode (40) disposed on the top and bottom, respectively, of the substrate.Type: GrantFiled: July 18, 1997Date of Patent: July 20, 1999Assignee: The Furukawa Electric Co., Ltd.Inventors: Michinori Irikawa, Kazuaki Nishikata, Takehiko Nomura
-
Patent number: 5920079Abstract: The present invention provides a semiconductive light-emitting device involving a light-emitting layer of the multilayer strained quantum well structure that has a plurality of quantum well layers and a plurality of barrier layers, where each of said quantum well layers is constituted of a semiconductive crystal subjected to intraplanar compressive strain; each of the barrier layers is constituted of semiconductor crystal of AlInAs, AlGaInAs or AlGaInAsP. For high differential gain, each quantum well layer is 6nm thick or less, and the summed quantum well layers measure 13 to 1000 nm in thickness.Type: GrantFiled: December 14, 1995Date of Patent: July 6, 1999Assignee: The Furukawa Electric Co., Ltd.Inventors: Hitoshi Shimizu, Kazuaki Nishikata, Toru Fukushima, Michinori Irikawa
-
Patent number: 5789765Abstract: A photo diode in which an optical absorption layer and a p-type semiconductor layer neighboring on each other are designed to be at almost the same valence band level (their offset not exceeding 0.05 eV). Preferably the optical absorption layer is a GaInAsP layer with an absorption edge wavelength of 1.65 to 1.55 .mu.m, and the p-type semiconductor layer and lattice-matching with the preceding semiconductor layer are each an AlGaInAs layer with an absorption edge wavelength of 1.55 to 1.30 .mu.m remaining shorter than that of the optical absorption layer.Type: GrantFiled: December 10, 1996Date of Patent: August 4, 1998Assignee: The Furukawa Electric Co., Ltd.Inventors: Kazuaki Nishikata, Michinori Irikawa
-
Patent number: 5608230Abstract: There is provided an MSM type semiconductor photodetector having a strained superlattice structure that shows a high responsiveness and, at the same time, a reduced dark current. Such a strained superlattice semiconductor photodetector comprising semiconductor layers including a photodetective layer having an intra-planar compressive strain type strained superlattice layer formed on a semiconductor substrate by epitaxial growth is characterized in that the epitaxially grown layers are partly removed from the side walls of the semiconductor layers to produce cut-out sections (grooves 8a, 8b) and arranging electrodes in said cut-out sections respectively. Consequently, the fast responsiveness of the semiconductor photodetector is remarkably improved and the dark current of the device is greatly reduced.Type: GrantFiled: November 18, 1994Date of Patent: March 4, 1997Assignee: The Furukawa Electric Co., Ltd.Inventors: Yoshiyuki Hirayama, Kazuaki Nishikata, Michinori Irikawa
-
Patent number: 5432124Abstract: There is provide a method of manufacturing a compound semiconductor (MBE) that can make the substrate surface of the semiconductor highly clean and plane so that no impurity may be left between the substrate surface and the grown crystal layer. In the step of cleaning a substrate with MBE, the substrate surface is irradiated with V molecular beams that cannot be significantly deposited out of molecular beams to be used for the crystal growth step, said V molecular beams being irradiated under a condition of P.sub.1 .ltoreq.(P.sub.2 .times.1/2), where P.sub.1 is the pressure of V molecular beams and P.sub.2 is the pressure of molecular beams in the crystal growth step and the temperature of the substrate surface is raised by heating until stabilized group III surfaces appear on the substrate surface. A very cleanand smooth substrate surface can be obtained with such an arrangement. Harmful impurities can be completely eliminated from the interface of the substrate and the crystal.Type: GrantFiled: July 6, 1994Date of Patent: July 11, 1995Assignee: The Furukawa Electric Co., Ltd.Inventors: Kazuaki Nishikata, Yuji Hiratani, Michinori Irikawa