Patents by Inventor Kazuhisa Okamura
Kazuhisa Okamura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7459625Abstract: A waveform data processing apparatus has a bus that transfers data signals representative of waveform data. A plurality of transmitting nodes transmit the data signals to the bus. A plurality of receiving nodes receive the data signals from the bus. A clock generator generates a word clock signal at each sampling period. A controller is responsive to the word clock signal for conducting a session of transferring the data signals within a sampling period, such that the transmitting nodes sequentially transmit the data signals in an order predetermined by the controller so as to avoid collision of the data signals within the sampling period, and each of the receiving nodes selectively admits a necessary one of the data signals outputted from the transmitting nodes and processes the admitted data signal within the sampling period.Type: GrantFiled: June 6, 2006Date of Patent: December 2, 2008Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Publication number: 20080156175Abstract: A waveform data processing apparatus has a bus that transfers data signals representative of waveform data. A plurality of transmitting nodes transmit the data signals to the bus. A plurality of receiving nodes receive the data signals from the bus. A clock generator generates a word clock signal at each sampling period. A controller is responsive to the word clock signal for conducting a session of transferring the data signals within a sampling period, such that the transmitting nodes sequentially transmit the data signals in an order predetermined by the controller so as to avoid collision of the data signals within the sampling period, and each of the receiving nodes selectively admits a necessary one of the data signals outputted from the transmitting nodes and processes the admitted data signal within the sampling period.Type: ApplicationFiled: February 27, 2008Publication date: July 3, 2008Applicant: Yamaha CorporationInventor: Kazuhisa OKAMURA
-
Patent number: 7220908Abstract: A waveform data processing apparatus has a bus that transfers data signals representative of waveform data . A plurality of transmitting nodes transmit the data signals to the bus. A plurality of receiving nodes receive the data signals from the bus. A clock generator generates a word clock signal at each sampling period. A controller is responsive to the word clock signal for conducting a session of transferring the data signals within a sampling period, such that the transmitting nodes sequentially transmit the data signals in an order predetermined by the controller so as to avoid collision of the data signals within the sampling period, and each of the receiving nodes selectively admits a necessary one of the data signals outputted from the transmitting nodes and processes the admitted data signal within the sampling period.Type: GrantFiled: September 4, 2003Date of Patent: May 22, 2007Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Publication number: 20060219088Abstract: A waveform data processing apparatus has a bus that transfers data signals representative of waveform data. A plurality of transmitting nodes transmit the data signals to the bus. A plurality of receiving nodes receive the data signals from the bus. A clock generator generates a word clock signal at each sampling period. A controller is responsive to the word clock signal for conducting a session of transferring the data signals within a sampling period, such that the transmitting nodes sequentially transmit the data signals in an order predetermined by the controller so as to avoid collision of the data signals within the sampling period, and each of the receiving nodes selectively admits a necessary one of the data signals outputted from the transmitting nodes and processes the admitted data signal within the sampling period.Type: ApplicationFiled: June 6, 2006Publication date: October 5, 2006Applicant: Yamaha CorporationInventor: kazuhisa Okamura
-
Patent number: 6940855Abstract: The inventive packet transmitting apparatus transmits packets to receiving nodes located on a network, the packet containing at least one data block composed of at least one event sequence data and a timestamp added per a predetermined number of data blocks. In the packet transmitting apparatus, the packetizing section arranges the event sequence data into data blocks and adds thereto a timestamp so as to sequentially produce packets. The transmitting section sequentially transmits the packets. An error processing section operates when an error is detected during production of the packets for stopping transmission of a regular packet containing event sequence data and for generating and transmitting a special packet containing a message indicative of occurrence of the error.Type: GrantFiled: February 24, 2004Date of Patent: September 6, 2005Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Patent number: 6934287Abstract: Packet transfer apparatus transmits/receives event sequence data such as audio data and music data over a fast serial network to which a plurality of devices are connected. The input section sequentially inputs event sequence data, which is sampled at a double rate by a sampling clock signal having a half period of the input clock signal.Type: GrantFiled: March 3, 2004Date of Patent: August 23, 2005Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Publication number: 20040264485Abstract: A packet receiving apparatus has a plurality of receiving buffers to receive packets from a plurality of transmitting nodes located on a network for reproduction of event sequence data through output channels. The packet contains at least one data block composed of at least one event sequence data and a timestamp added per a predetermined number of data blocks. In the apparatus, an unpacketizing section extracts the event sequence data and the timestamp from the packet. A writing section distributes the extracted event sequence data to the plurality of the receiving buffers for writing the event sequence data into the receiving buffers. A reading section reads out the event sequence data from the receiving buffers in accordance with the extracted timestamp. The receiving buffers are separately allotted to the plurality of the transmitting nodes and are further assigned to channels of the event sequence data contained in each packet of each transmitting node.Type: ApplicationFiled: March 3, 2004Publication date: December 30, 2004Applicant: YAMAHA CORPORATIONInventor: Kazuhisa Okamura
-
Publication number: 20040165606Abstract: A packet receiving apparatus has a plurality of receiving buffers to receive packets from a plurality of transmitting nodes located on a network for reproduction of event sequence data through output channels. The packet contains at least one data block composed of at least one event sequence data and a timestamp added per a predetermined number of data blocks. In the apparatus, an unpacketizing section extracts the event sequence data and the timestamp from the packet. A writing section distributes the extracted event sequence data to the plurality of the receiving buffers for writing the event sequence data into the receiving buffers. A reading section reads out the event sequence data from the receiving buffers in accordance with the extracted timestamp. The receiving buffers are separately allotted to the plurality of the transmitting nodes and are further assigned to channels of the event sequence data contained in each packet of each transmitting node.Type: ApplicationFiled: February 24, 2004Publication date: August 26, 2004Applicant: YAMAHA CORPORATIONInventor: Kazuhisa Okamura
-
Patent number: 6770806Abstract: A music apparatus is constructed for processing a music tone signal in response to a clock signal at each sampling period. In the music apparatus, a clock generator generates the clock signal. A signal processor is operable in synchronization to the clock signal for time-divisionally processing a plurality of music tone signals through a plurality of channels within one sampling period. A clock controller is operative during a supply duration allocated within one sampling period for supplying the clock signal to the signal processor from the clock generator to thereby operate the signal processor, and is operative during other than the supply duration within one sampling period for stopping the supplying of the clock signal to the signal processor to thereby suspend the signal processor.Type: GrantFiled: December 12, 2001Date of Patent: August 3, 2004Assignee: Yamaha CorporationInventors: Kazuhisa Okamura, Tetsuji Ichiki
-
Patent number: 6751228Abstract: A packet receiving apparatus has a plurality of receiving buffers to receive packets from a plurality of transmitting nodes located on a network for reproduction of event sequence data through output channels. The packet contains at least one data block composed of at least one event sequence data and a timestamp added per a predetermined number of data blocks. In the apparatus, an unpacketizing section extracts the event sequence data and the timestamp from the packet. A writing section distributes the extracted event sequence data to the plurality of the receiving buffers for writing the event sequence data into the receiving buffers. A reading section reads out the event sequence data from the receiving buffers in accordance with the extracted timestamp. The receiving buffers are separately allotted to the plurality of the transmitting nodes and are further assigned to channels of the event sequence data contained in each packet of each transmitting node.Type: GrantFiled: March 21, 2000Date of Patent: June 15, 2004Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Publication number: 20040050238Abstract: A waveform data processing apparatus has a bus that transfers data signals representative of waveform data. A plurality of transmitting nodes transmit the data signals to the bus. A plurality of receiving nodes receive the data signals from the bus. A clock generator generates a word clock signal at each sampling period. A controller is responsive to the word clock signal for conducting a session of transferring the data signals within a sampling period, such that the transmitting nodes sequentially transmit the data signals in an order predetermined by the controller so as to avoid collision of the data signals within the sampling period, and each of the receiving nodes selectively admits a necessary one of the data signals outputted from the transmitting nodes and processes the admitted data signal within the sampling period.Type: ApplicationFiled: September 4, 2003Publication date: March 18, 2004Applicant: YAMAHA CORPORATIONInventor: Kazuhisa Okamura
-
Publication number: 20020043150Abstract: A music apparatus is constructed for processing a music tone signal in response to a clock signal at each sampling period. In the music apparatus, a clock generator generates the clock signal. A signal processor is operable in synchronization to the clock signal for time-divisionally processing a plurality of music tone signals through a plurality of channels within one sampling period. A clock controller is operative during a supply duration allocated within one sampling period for supplying the clock signal to the signal processor from the clock generator to thereby operate the signal processor, and is operative during other than the supply duration within one sampling period for stopping the supplying of the clock signal to the signal processor to thereby suspend the signal processor.Type: ApplicationFiled: December 12, 2001Publication date: April 18, 2002Applicant: Yamaha CorporationInventors: Kazuhisa Okamura, Tetsuji Ichiki
-
Patent number: 6359206Abstract: A music apparatus is constructed for processing a music tone signal in response to a clock signal at each sampling period. In the music apparatus, a clock generator generates the clock signal. A signal processor is operable in synchronization to the clock signal for time-divisionally processing a plurality of music tone signals through a plurality of channels within one sampling period. A clock controller is operative during a supply duration allocated within one sampling period for supplying the clock signal to the signal processor from the clock generator to thereby operate the signal processor, and is operative during other than the supply duration within one sampling period for stopping the supplying of the clock signal to the signal processor to thereby suspend the signal processor.Type: GrantFiled: March 16, 2001Date of Patent: March 19, 2002Assignee: Yamaha CorporationInventors: Kazuhisa Okamura, Tetsuji Ichiki
-
Patent number: 6351475Abstract: A mixing apparatus is constructed for mixing input voice signals with each other to produce output voice signals. In the mixing apparatus, a generator has a predetermined number of internal channels for internally generating the predetermined number of input voice signals at each sample period divided into the predetermined number of timeslots to accommodate the predetermined number of the input voice signals within each sample period. A converter converts division of the sample period so as to increase a total number of the timeslots within each sample period, and distributes the predetermined number of the input voice signals to the increased number of the timeslots so as to create an extra number of free timeslots within each sample period. An interface can receive the extra number of input voice signals provided from the extra number of external channels of an external signal source disposed separately from the generator.Type: GrantFiled: July 13, 1998Date of Patent: February 26, 2002Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Publication number: 20010025559Abstract: A music apparatus is constructed for processing a music tone signal in response to a clock signal at each sampling period. In the music apparatus, a clock generator generates the clock signal. A signal processor is operable in synchronization to the clock signal for time-divisionally processing a plurality of music tone signals through a plurality of channels within one sampling period. A clock controller is operative during a supply duration allocated within one sampling period for supplying the clock signal to the signal processor from the clock generator to thereby operate the signal processor, and is operative during other than the supply duration within one sampling period for stopping the supplying of the clock signal to the signal processor to thereby suspend the signal processor.Type: ApplicationFiled: March 16, 2001Publication date: October 4, 2001Inventors: Kazuhisa Okamura, Tetsuji Ichiki
-
Patent number: 6085309Abstract: A signal processing apparatus executes a plurality of microprograms stored in a microprogram memory device in a time-sharing manner, so as to perform arithmetic operations on a digital signal entered by a signal input device. A delay memory device that delays the digital signal. The delay memory device has a plurality of delay areas that are independently provided for the respective microprograms, such that each of the microprograms that is being executed uses a corresponding one of the plurality of delay areas so as to delay the digital signal, and a common area that can be accessed by all of the microprograms. As a result, data such as tables for use in common by the plurality of microprograms can be stored, and the stored data can be easily used by each microprogram, without making the system complicated or increasing the cost of the apparatus.Type: GrantFiled: December 31, 1997Date of Patent: July 4, 2000Assignee: Yamaha CorporationInventor: Kazuhisa Okamura
-
Patent number: 5652797Abstract: A sound effect imparting apparatus, which is employed in the electronic musical instrument in order to impart a variety of sound effects to the musical tones in a variety of manners, is mainly configured by an effect program memory, a sound-effect operation portion, a mixer and a mixing information supply portion. The effect program memory stores a plurality of effect programs, respectively corresponding to a plurality of sound effects to be imparted to musical tone data, in advance. The sound-effect operation portion performs arithmetic operations and/or logical operations on its input data in accordance with the effect programs read from the effect program memory, thus imparting desired sound effects to the musical tone data. The mixer receives the musical tone data, given from an external device, and operation data, outputted from the sound-effect operation portion, representing the musical tone data to which the sound effects have been imparted.Type: GrantFiled: January 11, 1996Date of Patent: July 29, 1997Assignee: Yamaha CorporationInventors: Kazuhisa Okamura, Yoshio Fujita
-
Patent number: 5613147Abstract: A signal processor executes a plurality of microprograms to perform delaying processing and various arithmetic computation processings of digital signals input thereto. The signal processor has a storage area divided into a plurality of divided areas corresponding, respectively, to the microprograms. The write and read of the divided areas are controlled. When an instruction for changing at least one of the microprograms is given, the write and read of the digital signals are controlled such that at least one of the digital signals stored in at least one of the divided areas corresponds to the at least one microprogram is cleared without clearing the others of the digital signals stored in the others of the divided areas.Type: GrantFiled: August 29, 1995Date of Patent: March 18, 1997Assignee: Yamaha CorporationInventors: Kazuhisa Okamura, Yoshio Fujita
-
Patent number: RE40364Abstract: A music apparatus is constructed for processing a music tone signal in response to a clock signal at each sampling period. In the music apparatus, a clock generator generates the clock signal. A signal processor is operable in synchronization to the clock signal for time-divisionally processing a plurality of music tone signals through a plurality of channels within one sampling period. A clock controller is operative during a supply duration allocated within one sampling period for supplying the clock signal to the signal processor from the clock generator to thereby operate the signal processor, and is operative during other than the supply duration within one sampling period for stopping the supplying of the clock signal to the signal processor to thereby suspend the signal processor.Type: GrantFiled: March 19, 2004Date of Patent: June 10, 2008Assignee: Yamaha CorporationInventors: Kazuhisa Okamura, Tetsuji Ichiki
-
Patent number: RE43076Abstract: A waveform data processing apparatus has a bus that transfers data signals representative of waveform data. A plurality of transmitting nodes transmit the data signals to the bus. A plurality of receiving nodes receive the data signals from the bus. A clock generator generates a word clock signal at each sampling period. A controller is responsive to the word clock signal for conducting a session of transferring the data signals within a sampling period, such that the transmitting nodes sequentially transmit the data signals in an order predetermined by the controller so as to avoid collision of the data signals within the sampling period, and each of the receiving nodes selectively admits a necessary one of the data signals outputted from the transmitting nodes and processes the admitted data signal within the sampling period.Type: GrantFiled: December 2, 2010Date of Patent: January 10, 2012Assignee: Yamaha CorporationInventor: Kazuhisa Okamura