Patents by Inventor Kazuo HORIO
Kazuo HORIO has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9501282Abstract: An arithmetic processing device includes: an arithmetic unit configured to execute an arithmetic operation; and a stream engine configured to execute stream processing, wherein a data bus of the arithmetic unit and a data bus of the stream engine are tightly coupled with each other.Type: GrantFiled: February 21, 2014Date of Patent: November 22, 2016Assignee: FUJITSU LIMITEDInventors: Kazuhiro Yoshimura, Yi Ge, Kazuo Horio
-
Patent number: 9442893Abstract: A product-sum operation circuit that performs a matrix product of a first-matrix and a second-matrix to output a third-matrix, includes; a plurality of multipliers; a plurality of first-adders each of which is configured to add two multiplication results of the plurality of multipliers; a plurality of second-adders each of which is configured to add two addition results of the plurality of the first-adders; an input selector configured to output an element of the first-matrix and an element of the second-matrix to input terminals of the plurality of multipliers according to the number of rows and the number of columns of the first-matrix and the second-matrix; and an output selector configured to select and output the addition results of each of the plurality of first-adders or each of the plurality of second-adders according to the number of rows and the number of columns of the first-matrix and the second-matrix, as the third-matrix.Type: GrantFiled: July 22, 2014Date of Patent: September 13, 2016Assignee: FUJITSU LIMITEDInventor: Kazuo Horio
-
Patent number: 9069716Abstract: A matrix calculation unit may include a matrix operation unit and a converting unit. The matrix operation unit may include functions to perform a matrix operation of a first size with respect to data stored in a memory, and to perform a matrix operation of a second size with respect to the data stored in the memory, where the second size is enlarged from the first size. The converting unit may convert in at least one direction in the memory between a data array suited for the matrix operation of the first size and a data array suited for the matrix operation of the second size.Type: GrantFiled: February 27, 2013Date of Patent: June 30, 2015Assignees: FUJITSU LIMITED, SOCIONEXT INC.Inventors: Yi Ge, Hiroshi Hatano, Kazuo Horio
-
Publication number: 20150081987Abstract: An data supply circuit includes a buffer configured to store a plurality of data items each having a first width, a memory access unit configured to read source data stored in memory and to store the source data as one or more data items each having the first width in the buffer, and a selection control unit configured to repeat multiple times an operation of reading a data item having a second width shorter than or equal to the first width to read a plurality of data items each having the second width contiguously and sequentially from the buffer and configured to continue to read from a head end of the source data upon a read portion reaching a tail end of the source data.Type: ApplicationFiled: September 2, 2014Publication date: March 19, 2015Applicants: FUJITSU LIMITED, FUJITSU SEMICONDUCTOR LIMITEDInventors: Yi GE, Kazuo HORIO, Hiroshi HATANO
-
Publication number: 20150074163Abstract: A product-sum operation circuit that performs a matrix product of a first-matrix and a second-matrix to output a third-matrix, includes; a plurality of multipliers; a plurality of first-adders each of which is configured to add two multiplication results of the plurality of multipliers; a plurality of second-adders each of which is configured to add two addition results of the plurality of the first-adders; an input selector configured to output an element of the first-matrix and an element of the second-matrix to input terminals of the plurality of multipliers according to the number of rows and the number of columns of the first-matrix and the second-matrix; and an output selector configured to select and output the addition results of each of the plurality of first-adders or each of the plurality of second-adders according to the number of rows and the number of columns of the first-matrix and the second-matrix, as the third-matrix.Type: ApplicationFiled: July 22, 2014Publication date: March 12, 2015Inventor: Kazuo HORIO
-
Publication number: 20140317164Abstract: An arithmetic processing device includes: an arithmetic unit configured to execute an arithmetic operation; and a stream engine configured to execute stream processing, wherein a data bus of the arithmetic unit and a data bus of the stream engine are tightly coupled with each other.Type: ApplicationFiled: February 21, 2014Publication date: October 23, 2014Applicant: FUJITSU LIMITEDInventors: Kazuhiro Yoshimura, Yi GE, Kazuo HORIO
-
Publication number: 20140289491Abstract: A data processing device has: a shift circuit that makes data with a certain bit length to be input therein for each cycle, and shifts the data to delete first invalid data in the data; and a gate circuit that cuts, when data as a result of combining pieces of the shifted data for each cycle has the certain bit length or more, first data with the certain bit length to output the data to an outside.Type: ApplicationFiled: February 14, 2014Publication date: September 25, 2014Applicants: FUJITSU SEMICONDUCTOR LIMITED, FUJITSU LIMITEDInventors: Kazuo Horio, Hiroshi Hatano
-
Publication number: 20130262548Abstract: A matrix calculation unit may include a matrix operation unit and a converting unit. The matrix operation unit may include functions to perform a matrix operation of a first size with respect to data stored in a memory, and to perform a matrix operation of a second size with respect to the data stored in the memory, where the second size is enlarged from the first size. The converting unit may convert in at least one direction in the memory between a data array suited for the matrix operation of the first size and a data array suited for the matrix operation of the second size.Type: ApplicationFiled: February 27, 2013Publication date: October 3, 2013Applicants: FUJITSU SEMICONDUCTOR LIMITED, FUJITSU LIMITEDInventors: Yi GE, Hiroshi HATANO, Kazuo HORIO
-
Publication number: 20130254516Abstract: An arithmetic processing unit that performs processing of a stream-type includes an arithmetic unit configured to operate an input operand to obtain a result of operation; and a data input and output unit configured to read the input operand out of a memory when an instruction which is issued in a case where a stream length of the input operand is shorter than a stream length of an output operand corresponding to the input operand and includes data indicating a recursive rule used when the input operand is read out, to supply the read input operand, and to store the result of the operation obtained by the arithmetic unit in the memory as the output operand, wherein the arithmetic unit 20 operates the input operand read out by the data input and output unit and outputs the result of operation to the data input and output unit.Type: ApplicationFiled: November 7, 2012Publication date: September 26, 2013Inventors: Yi GE, Kazuo HORIO