Patents by Inventor Kazutoshi Aida
Kazutoshi Aida has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190164307Abstract: A recognition system includes a recognition processing unit and a determining processor. The recognition processing unit is configured to recognize a state in a container which allows one or more goods to be put in. The determining processor is configured to determine, based on a recognition result by the recognition processing unit in a transfer operation, whether or not the transfer operation is normal. The transfer operation is an operation of transferring each of the one or more goods from the container into a bag (different container) by a movement mechanism (a support, a guide section, and an elevator unit) configured to move each of the one or more goods.Type: ApplicationFiled: November 27, 2018Publication date: May 30, 2019Inventors: Kazutoshi AIDA, Akihito SAKANAKA, Masataka EJIMA, Masayuki KIMURA
-
Patent number: 8031572Abstract: The present invention is aimed at providing an optical disc device and a recording condition setting method which can automatically determine an optical recording condition to an optical disc, and the optical disc device comprises an optical pickup which records data on a disc; a data encoder which modulates data to be recorded; a recording timing setting means which sets a timing of recording the data on the disc; a phase error detection means which measures an error amount of a mark recorded on the disc from a position where the mark should be properly located; an error convergence means which calculates error information indicating an optimum position of the mark; a recording timing calculation means which calculates a correction value of the recording timing to be set on the recording timing setting means, based on the error information; and a control means which feedbacks an output of the recording timing calculation means to the recording timing setting means, thereby to optimize the recording timing.Type: GrantFiled: May 16, 2008Date of Patent: October 4, 2011Assignee: Panasonic CorporationInventors: Toshihiko Takahashi, Kazutoshi Aida, Masaharu Imura
-
Publication number: 20100182886Abstract: The present invention is aimed at providing an optical disc device and a recording condition setting method which can automatically determine an optical recording condition to an optical disc, and the optical disc device comprises an optical pickup which records data on a disc; a data encoder which modulates data to be recorded; a recording timing setting means which sets a timing of recording the data on the disc; a phase error detection means which measures an error amount of a mark recorded on the disc from a position where the mark should be properly located; an error convergence means which calculates error information indicating an optimum position of the mark; a recording timing calculation means which calculates a correction value of the recording timing to be set on the recording timing setting means, based on the error information; and a control means which feedbacks an output of the recording timing calculation means to the recording timing setting means, thereby to optimize the recording timing.Type: ApplicationFiled: May 16, 2008Publication date: July 22, 2010Inventors: Toshihiko Takahashi, Kazutoshi Aida, Masaharu Imura
-
Patent number: 7710851Abstract: A variable gain amplifier (203: VGA) for amplifying an amplitude of a signal extracted by a pickup (202), an A/D converter (204) for converting the amplified signal into digital, and an amplitude detecting circuit (206) for detecting amplitude information from the digital information, are provided. A gain control circuit (205) for calculating a control value for the VGA (203) is calculated from the detected amplitude information, and an envelope generating circuit (207) for executing an operation of absorbing transfer characteristics of the VGA (203) from the control value for the VGA (203) and the amplitude information, are provided to generate an envelope extracted by the pickup (202). When the characteristics of the VGA (203) vary, a degree of the variation is calculated from the amplitude information of the signal extracted by the pickup (202) and amplitude information obtained by fixing the control value for the VGA (203), and characteristic correction is executed.Type: GrantFiled: August 21, 2006Date of Patent: May 4, 2010Assignee: Panasonic CorporationInventor: Kazutoshi Aida
-
Publication number: 20090207719Abstract: A variable gain amplifier (203: VGA) for amplifying an amplitude of a signal extracted by a pickup (202), an A/D converter (204) for converting the amplified signal into digital, and an amplitude detecting circuit (206) for detecting amplitude information from the digital information, are provided. A gain control circuit (205) for calculating a control value for the VGA (203) is calculated from the detected amplitude information, and an envelope generating circuit (207) for executing an operation of absorbing transfer characteristics of the VGA (203) from the control value for the VGA (203) and the amplitude information, are provided to generate an envelope extracted by the pickup (202). When the characteristics of the VGA (203) vary, a degree of the variation is calculated from the amplitude information of the signal extracted by the pickup (202) and amplitude information obtained by fixing the control value for the VGA (203), and characteristic correction is executed.Type: ApplicationFiled: August 21, 2006Publication date: August 20, 2009Applicant: PANASONIC CORPORATIONInventor: Kazutoshi Aida
-
Patent number: 7525887Abstract: When generating a sampling clock of an A/D converter for digitizing a playback signal from an optical disc, an over sampling clock generated by a PLL is used. Further, zerocross position information and reference information of a playback digital signal that is obtained by A/D conversion using the over sampling clock are converted into those synchronized with the channel bit clock by an operation cycle conversion unit, and then supplied to a PRML signal processing unit and a level judgement binarization unit.Type: GrantFiled: June 21, 2004Date of Patent: April 28, 2009Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Youichi Ogura, Toshihiko Takahashi, Kazutoshi Aida, Kouji Okamoto
-
Patent number: 7428195Abstract: An information reproduction apparatus and method according to the present invention are provided so as to solve the problem that signal quality is degraded in a normal signal part when always performing a correction of a transient in reproducing information recorded in a medium, and the sag cancellation controller (103) detects whether the pickup output signal (S101) is normal or abnormal, and the sag cancellation part (104) performs a correction of a transient only during a period when the pickup output signal (S101) is detected as abnormal, thereby preventing degradation of signal quality, which is caused by performing a correction of a transient on a normal signal part, and an appropriate correction of a transient can be performed on an abnormal signal part, thereby enabling a stable reproduced signal (S104) to be obtained.Type: GrantFiled: May 14, 2004Date of Patent: September 23, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazutoshi Aida, Youichi Ogura, Toshihiko Takahashi
-
Patent number: 7215631Abstract: A feedback loop structure including an operational amplifier unit (1) for amplifying a reproduction signal of recorded information and a gain/offset control unit (6) for controlling an amplitude and an offset of an output of the operational amplifier unit (1) so that each of the amplitude and the offset becomes a predetermined value is adopted, and accurate information for an asymmetry amount is obtained by a binarization unit (7) for receiving the output of the operational amplifier unit (1) and performing binarization while adjusting a slice level by feedback control so that a duty ratio after the binarization substantially becomes a predetermined value. Based on the asymmetry amount information, a judgment level of a Viterbi decoding unit (15) is changed, thereby reducing a reproduction error rate.Type: GrantFiled: December 25, 2003Date of Patent: May 8, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Ryusuke Horibe, Kazutoshi Aida
-
Patent number: 7171608Abstract: In playback of data recorded on an optical disk, an error minimization circuit holds a plurality of ideal values for partial response (PR) equalization as equalization targets, and updates tap coefficients of a finite impulse response (FIR) filter so that the errors between the outputs of the FIR filter reflecting the output of an analog-to-digital converter (ADC) and the equalization targets are minimized. An error detection circuit and an addition/weighting circuit generate a signal representing the errors between the outputs of the FIR filter and the equalization targets as a parameter signal correlated with the error rate of played-back data. The quality of the analog signal is adjusted so that the parameter signal is minimized, to thereby optimize the margin of the error rate of played-back data.Type: GrantFiled: September 22, 2003Date of Patent: January 30, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazutoshi Aida, Toshihiko Takahashi, Ryuusuke Horibe
-
Publication number: 20060062118Abstract: An information reproduction apparatus and method according to the present invention are provided so as to solve the problem that signal quality is degraded in a normal signal part when always performing a correction of a transient in reproducing information recorded in a medium, and the sag cancellation controller (103) detects whether the pickup output signal (S101) is normal or abnormal, and the sag cancellation part (104) performs a correction of a transient only during a period when the pickup output signal (S101) is detected as abnormal, thereby preventing degradation of signal quality, which is caused by performing a correction of a transient on a normal signal part, and an appropriate correction of a transient can be performed on an abnormal signal part, thereby enabling a stable reproduced signal (S104) to be obtained.Type: ApplicationFiled: May 14, 2004Publication date: March 23, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kazutoshi Aida, Youichi Ogura, Toshihiko Takahashi
-
Publication number: 20050180298Abstract: A feedback loop structure including an operational amplifier unit (1) for amplifying a reproduction signal of recorded information and a gain/offset control unit (6) for controlling an amplitude and an offset of an output of the operational amplifier unit (1) so that each of the amplitude and the offset becomes a predetermined value is adopted, and accurate information for an asymmetry amount is obtained by a binarization unit (7) for receiving the output of the operational amplifier unit (1) and performing binarization while adjusting a slice level by feedback control so that a duty ratio after the binarization substantially becomes a predetermined value. Based on the asymmetry amount information, a judgment level of a Viterbi decoding unit (15) is changed, thereby reducing a reproduction error rate.Type: ApplicationFiled: December 25, 2003Publication date: August 18, 2005Inventors: Ryusuke Horibe, Kazutoshi Aida
-
Publication number: 20050018578Abstract: When generating a sampling clock of an A/D converter for digitizing a playback signal from an optical disc, an over sampling clock generated by a PLL is used. Further, zerocross position information and reference information of a playback digital signal that is obtained by A/D conversion using the over sampling clock are converted into those synchronized with the channel bit clock by an operation cycle conversion unit, and then supplied to a PRML signal processing unit and a level judgement binarization unit.Type: ApplicationFiled: June 21, 2004Publication date: January 27, 2005Inventors: Youichi Ogura, Toshihiko Takahashi, Kazutoshi Aida, Kouji Okamoto
-
Publication number: 20040213123Abstract: An optical disc device serving as an information memory and reproduction device includes: an A/D converter for performing sampling to an analog signal to convert the analog signal into a first digital signal, which has been offset-adjusted, using an n times higher frequency than that of a channel clock (where n is 2 or a larger integer than 2); and a digital equalizer for digitally performing wave-form equalization of a reproduction signal, which has been converted into the first digital signal, and outputting a second digital signal. In this manner, wave-form equalization is performed to the digital signal which has been A/D converted, so that a small circuit configuration can be obtained. Moreover, oversampling is performed, thus equivalently improving a resolution when A/D conversion is performed.Type: ApplicationFiled: April 23, 2004Publication date: October 28, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Toshihiko Takahashi, Youichi Ogura, Kazutoshi Aida
-
Publication number: 20040059986Abstract: In playback of data recorded on an optical disk, an error minimization circuit holds a plurality of ideal values for partial response (PR) equalization as equalization targets, and updates tap coefficients of a finite impulse response (FIR) filter so that the errors between the outputs of the FIR filter reflecting the output of an analog-to-digital converter (ADC) and the equalization targets are minimized. An error detection circuit and an addition/weighting circuit generate a signal representing the errors between the outputs of the FIR filter and the equalization targets as a parameter signal correlated with the error rate of played-back data. The quality of the analog signal is adjusted so that the parameter signal is minimized, to thereby optimize the margin of the error rate of played-back data.Type: ApplicationFiled: September 22, 2003Publication date: March 25, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Kazutoshi Aida, Toshihiko Takahashi, Ryuusuke Horibe