Patents by Inventor Kazutoshi TSUYUTANI
Kazutoshi TSUYUTANI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240014112Abstract: An electronic component embedded substrate includes conductor layers L1 to L3, insulating layers 112 and 113 provided between the conductor layers L2 and L3, an insulating layer 114 provided between the conductor layers L1 and L2, a semiconductor embedded in the insulating layers 112 and 113, a via conductor 142 filling a via V, and a via conductor 143 filling a via 143a. The via 143a is provided at such a position that overlaps the via V and is shallower than the via V. The inner wall of the via 143a is larger in surface roughness than the inner wall of the via V. This makes voids less likely to occur in the via conductor 142 filling the deep via V and enhances adhesion between the via conductor 143 and the shallow via 143a that the via conductor 143 fills.Type: ApplicationFiled: October 22, 2021Publication date: January 11, 2024Inventors: Kazutoshi TSUYUTANI, Tadashi MITO, Eisuke YONEKURA, Michitaka OKAZAKI, Masumi KAMEDA
-
Patent number: 11682628Abstract: Disclosed herein is a semiconductor IC-embedded substrate that includes insulating layers, conductor layers, and a semiconductor IC embedded in the insulating layers. The insulating layers includes first and second insulating layers. The conductor layers includes a first conductor layer having a first wiring pattern and a second conductor layer having a second wiring pattern. The semiconductor IC includes a rewiring pattern connected in common to power supply pads. The rewiring pattern is connected to the first wiring pattern via a first opening of the first insulating layer. The first wiring pattern is connected to the second wiring pattern via second openings of the second insulating layer. The first opening is greater in area than each of the second openings.Type: GrantFiled: December 11, 2019Date of Patent: June 20, 2023Assignee: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Masashi Katsumata, Yoshihiro Suzuki
-
Publication number: 20220406670Abstract: A sensor package substrate disclosed in the present specification has a mounting area in which a sensor chip is mounted and a controller chip connected to the sensor chip. A through hole is formed in the sensor package substrate so as to overlap the mounting area in a plan view and to penetrate the substrate from one surface to the other surface thereof. The mounting area and the controller chip overlap each other in a plan view. According to the present invention, by reducing the thickness of an insulating layer, it is possible not only to reduce the distance of a wiring for the sensor chip and controller chip, but also to reduce the area of the substrate.Type: ApplicationFiled: August 24, 2022Publication date: December 22, 2022Inventors: Kazutoshi TSUYUTANI, Yoshihiro SUZUKI, Akira MOTOHASHI
-
Patent number: 11462447Abstract: A sensor package substrate disclosed in the present specification has a mounting area in which a sensor chip is mounted and a controller chip connected to the sensor chip. A through hole is formed in the sensor package substrate so as to overlap the mounting area in a plan view and to penetrate the substrate from one surface to the other surface thereof. The mounting area and the controller chip overlap each other in a plan view. According to the present invention, by reducing the thickness of an insulating layer, it is possible not only to reduce the distance of a wiring for the sensor chip and controller chip, but also to reduce the area of the substrate.Type: GrantFiled: August 26, 2019Date of Patent: October 4, 2022Assignee: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Yoshihiro Suzuki, Akira Motohashi
-
Publication number: 20220267142Abstract: A sensor package substrate has through holes V1 and V2 at a position overlapping a sensor chip mounting area. The through hole V1 has a minimum inner diameter at a depth position D1, and the through hole V2 has a minimum inner diameter at a depth position D2 different from the depth position D1. Thus, since the plurality of through holes are formed at a position overlapping the sensor chip mounting area, the diameter of each of the through holes can be reduced. This makes foreign matters unlikely to enter through the through holes, and a reduction in the strength of the substrate is suppressed. In addition, since the depth position D1 and depth position D2 are located at different depth levels, it is possible to sufficiently maintain the strength of a part of the substrate that is positioned between the through holes V1 and V2.Type: ApplicationFiled: June 5, 2020Publication date: August 25, 2022Inventors: Kazutoshi TSUYUTANI, Yoshihiro SUZUKI
-
Patent number: 11393761Abstract: Disclosed herein is a circuit board that includes first and second conductor layers, an insulating layer positioned between the first and second conductor layers, and a via conductor formed inside a via penetrating the insulating layer and connecting the first and second conductor layers. The via has a shape in which a diameter thereof is reduced in a depth direction. The via has a first section positioned on the first conductor layer side and a second section positioned on the second conductor layer side. A reduction in the diameter per unit depth in the first section is greater than that in the second section.Type: GrantFiled: December 21, 2019Date of Patent: July 19, 2022Assignee: TDK CorporationInventors: Kazutoshi Tsuyutani, Yoshihiro Suzuki
-
Patent number: 11053118Abstract: Disclosed herein is a sensor package substrate that includes a first mounting area for mounting a sensor chip. The sensor package substrate has a through hole formed at a position overlapping the first mounting area in a plan view so as to penetrate the sensor package substrate from one surface to the other surface. The through hole includes a first section having a first diameter and a second section having a second diameter smaller than the first diameter. A step part inside the through hole positioned at a boundary between the first and second sections constitutes a second mounting area for mounting an anti-dust filter.Type: GrantFiled: September 30, 2019Date of Patent: July 6, 2021Assignee: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Yoshihiro Suzuki
-
Patent number: 10917974Abstract: Disclosed herein is a circuit board that includes a resin substrate including a substrate wiring layer, and an electronic component embedded in the resin substrate and having a plurality of external electrodes. The resin substrate includes a plurality of via holes that expose the external electrodes and a plurality of via conductors embedded in the via holes to electrically connect the substrate wiring layer to the external electrodes. At least some of the via holes are different in planar shape from each other.Type: GrantFiled: October 15, 2013Date of Patent: February 9, 2021Assignee: TDK CORPORATIONInventor: Kazutoshi Tsuyutani
-
Publication number: 20200203278Abstract: Disclosed herein is a circuit board that includes first and second conductor layers, an insulating layer positioned between the first and second conductor layers, and a via conductor formed inside a via penetrating the insulating layer and connecting the first and second conductor layers. The via has a shape in which a diameter thereof is reduced in a depth direction. The via has a first section positioned on the first conductor layer side and a second section positioned on the second conductor layer side. A reduction in the diameter per unit depth in the first section is greater than that in the second section.Type: ApplicationFiled: December 21, 2019Publication date: June 25, 2020Applicant: TDK CORPORATIONInventors: Kazutoshi TSUYUTANI, Yoshihiro SUZUKI
-
Publication number: 20200194375Abstract: Disclosed herein is a semiconductor IC-embedded substrate that includes insulating layers, conductor layers, and a semiconductor IC embedded in the insulating layers. The insulating layers includes first and second insulating layers. The conductor layers includes a first conductor layer having a first wiring pattern and a second conductor layer having a second wiring pattern. The semiconductor IC includes a rewiring pattern connected in common to power supply pads. The rewiring pattern is connected to the first wiring pattern via a first opening of the first insulating layer. The first wiring pattern is connected to the second wiring pattern via second openings of the second insulating layer. The first opening is greater in area than each of the second openings.Type: ApplicationFiled: December 11, 2019Publication date: June 18, 2020Inventors: Kazutoshi TSUYUTANI, Masashi KATSUMATA, Yoshihiro SUZUKI
-
Publication number: 20200161199Abstract: A sensor package substrate disclosed in the present specification has a mounting area in which a sensor chip is mounted and a controller chip connected to the sensor chip. A through hole is formed in the sensor package substrate so as to overlap the mounting area in a plan view and to penetrate the substrate from one surface to the other surface thereof. The mounting area and the controller chip overlap each other in a plan view. According to the present invention, by reducing the thickness of an insulating layer, it is possible not only to reduce the distance of a wiring for the sensor chip and controller chip, but also to reduce the area of the substrate.Type: ApplicationFiled: August 26, 2019Publication date: May 21, 2020Inventors: Kazutoshi TSUYUTANI, Yoshihiro SUZUKI, Akira MOTOHASHI
-
Publication number: 20200109047Abstract: Disclosed herein is a sensor package substrate that includes a first mounting area for mounting a sensor chip. The sensor package substrate has a through hole formed at a position overlapping the first mounting area in a plan view so as to penetrate the sensor package substrate from one surface to the other surface. The through hole includes a first section having a first diameter and a second section having a second diameter smaller than the first diameter. A step part inside the through hole positioned at a boundary between the first and second sections constitutes a second mounting area for mounting an anti-dust filter.Type: ApplicationFiled: September 30, 2019Publication date: April 9, 2020Inventors: Kazutoshi TSUYUTANI, Yoshihiro SUZUKI
-
Patent number: 10515898Abstract: Disclosed herein is a circuit board that includes a first insulating layer having an upper surface; a first wiring layer embedded in the first insulating layer, the first wiring layer having an upper surface exposed from the upper surface of the first insulating layer such that the upper surface of the first wiring layer is substantially coplanar with the upper surface of the first insulating layer; a semiconductor IC mounted on the upper surface of the first wiring layer with a die attach material interposed therebetween; and a second insulating layer stacked on the upper surface of the first wiring layer so as to embed the semiconductor IC, wherein a bottom surface of the die attach material is in contact with both of the upper surface of the first insulating layer and the upper surface of the first wiring layer.Type: GrantFiled: May 14, 2018Date of Patent: December 24, 2019Assignee: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Masashi Katsumata
-
Publication number: 20180337131Abstract: Disclosed herein is a circuit board that includes a first insulating layer having an upper surface; a first wiring layer embedded in the first insulating layer, the first wiring layer having an upper surface exposed from the upper surface of the first insulating layer such that the upper surface of the first wiring layer is substantially coplanar with the upper surface of the first insulating layer; a semiconductor IC mounted on the upper surface of the first wiring layer with a die attach material interposed therebetween; and a second insulating layer stacked on the upper surface of the first wiring layer so as to embed the semiconductor IC, wherein a bottom surface of the die attach material is in contact with both of the upper surface of the first insulating layer and the upper surface of the first wiring layer.Type: ApplicationFiled: May 14, 2018Publication date: November 22, 2018Applicant: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Masashi Katsumata
-
Patent number: 9635756Abstract: Disclosed herein is a manufacturing method of a circuit board. The manufacturing method includes a first step for preparing a prepreg in which a core material is impregnated with an uncured resin. The prepreg has a through-hole surrounded by the core material and the resin so as to penetrate through the core material and the resin. The manufacturing method further includes a second step for housing a semiconductor IC in the through-hole, and a third step for pressing the prepreg so that a part of the resin flows into the through-hole to allow the semiconductor IC housed in the through-hole to be embedded in the resin.Type: GrantFiled: September 19, 2013Date of Patent: April 25, 2017Assignee: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Hiroshige Ohkawa, Yoshihiro Suzuki, Tsuyoshi Mochizuki
-
Patent number: 9153553Abstract: Disclosed herein is an IC embedded substrate that includes a core substrate having an opening, an IC chip provided in the opening, a lower insulating layer, and upper insulating layer. The IC chip and the core substrate is sandwiched between the lower insulating layer and the upper insulating layer. The upper insulating layer is formed in such a way as to fill a gap between a side surface of the IC chip and an inner peripheral surface of the opening of the core substrate. A first distance from the upper surface of the IC chip to an upper surface of the upper insulating layer is shorter than a second distance from the upper surface of the core substrate to the upper surface of the upper insulating layer.Type: GrantFiled: November 26, 2014Date of Patent: October 6, 2015Assignee: TDK CORPORATIONInventors: Kazutoshi Tsuyutani, Masashi Katsumata
-
Publication number: 20150145145Abstract: Disclosed herein is an IC embedded substrate that includes a core substrate having an opening, an IC chip provided in the opening, a lower insulating layer, and upper insulating layer. The IC chip and the core substrate is sandwiched between the lower insulating layer and the upper insulating layer. The upper insulating layer is formed in such a way as to fill a gap between a side surface of the IC chip and an inner peripheral surface of the opening of the core substrate. A first distance from the upper surface of the IC chip to an upper surface of the upper insulating layer is shorter than a second distance from the upper surface of the core substrate to the upper surface of the upper insulating layer.Type: ApplicationFiled: November 26, 2014Publication date: May 28, 2015Applicant: TDK CorporationInventors: Kazutoshi TSUYUTANI, Masashi KATSUMATA
-
Patent number: 8779299Abstract: An electronic component or the like is mounted on a substrate, and on the electronic component, an insulating layer is provided. Afterward, via-holes V are made in the insulating layer on terminals of the electronic component. Each of the terminals of the electronic component has, for example, a laminate structure of a first metal layer, a second metal layer and a third metal layer. When the via-holes V are formed, part of the third metal layer having a comparatively high electric resistance is removed, and the corresponding portion is connected to a wiring layer including via-conductors. Moreover, the third metal layer excellent in close contact properties with the insulating layer is preferably used.Type: GrantFiled: March 23, 2012Date of Patent: July 15, 2014Assignee: TDK CorporationInventors: Kazutoshi Tsuyutani, Yoshihiro Suzuki
-
Publication number: 20140104803Abstract: Disclosed herein is a circuit board that includes a resin substrate including a substrate wiring layer, and an electronic component embedded in the resin substrate and having a plurality of external electrodes. The resin substrate includes a plurality of via holes that expose the external electrodes and a plurality of via conductors embedded in the via holes to electrically connect the substrate wiring layer to the external electrodes. At least some of the via holes are different in planar shape from each other.Type: ApplicationFiled: October 15, 2013Publication date: April 17, 2014Applicant: TDK CorporationInventor: Kazutoshi TSUYUTANI
-
Publication number: 20140085854Abstract: Disclosed herein is a manufacturing method of a circuit board. The manufacturing method includes a first step for preparing a prepreg in which a core material is impregnated with an uncured resin. The prepreg has a through-hole surrounded by the core material and the resin so as to penetrate through the core material and the resin. The manufacturing method further includes a second step for housing a semiconductor IC in the through-hole, and a third step for pressing the prepreg so that a part of the resin flows into the through-hole to allow the semiconductor IC housed in the through-hole to be embedded in the resin.Type: ApplicationFiled: September 19, 2013Publication date: March 27, 2014Applicant: TDK CorporationInventors: Kazutoshi TSUYUTANI, Hiroshige Ohkawa, Yoshihiro Suzuki, Tsuyoshi Mochizuki