Patents by Inventor Kazutoshi Yoshida
Kazutoshi Yoshida has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10254576Abstract: There is provided a light control device that solves various practical problems, including the adhesive strength between layers, of a light control device comprising a polymer/liquid crystal composite derived from a polymerizable composition comprising an acrylic monomer and ITO layers. In the light control device, ITO layers are respectively bonded to both surfaces of a polymer/liquid crystal composite material layer in which a liquid crystal material is dispersed in a polymer material obtained by polymerizing an acrylic monomer, an amount of the acrylic monomer is in the range of 30 to 45% by weight based on a total amount of the acrylic monomer and the liquid crystal material, and silane coupling agent layers are respectively interposed between the polymer/liquid crystal composite material layer and the ITO layers.Type: GrantFiled: July 1, 2015Date of Patent: April 9, 2019Assignee: SEIKO ELECTRIC CO., LTD.Inventors: Masamitsu Tanaka, Kazutoshi Yoshida, Nobutake Konishi
-
Publication number: 20170307915Abstract: There is provided a light control device that solves various practical problems, including the adhesive strength between layers, of a light control device comprising a polymer/liquid crystal composite derived from a polymerizable composition comprising an acrylic monomer and ITO layers. In the light control device, ITO layers are respectively bonded to both surfaces of a polymer/liquid crystal composite material layer in which a liquid crystal material is dispersed in a polymer material obtained by polymerizing an acrylic monomer, an amount of the acrylic monomer is in the range of 30 to 45% by weight based on a total amount of the acrylic monomer and the liquid crystal material, and silane coupling agent layers are respectively interposed between the polymer/liquid crystal composite material layer and the ITO layers.Type: ApplicationFiled: July 1, 2015Publication date: October 26, 2017Inventors: Masamitsu Tanaka, Kazutoshi Yoshida, Nobutake Konishi
-
Patent number: 9038798Abstract: A shaft connection structure connects a pair of rotating shafts by a fit between a pair of spline shafts, wherein the pair of rotating shafts are provided with corresponding ones of the pair of spline shafts. The shaft connection structure includes a shaft connection assist device. The shaft connection assist device includes a centering ring and centering pins. The centering ring is arranged outside of a first one of the spline shafts and coaxially with the first spline shaft. The centering pins are provided outside of a second one of the spline shafts. The centering pins engage with an outer peripheral surface of the centering ring and bring a shaft axis of the first spline shaft and a shaft axis of the second spline shaft into a range enabling the fit therebetween.Type: GrantFiled: June 10, 2011Date of Patent: May 26, 2015Assignee: MEIDENSHA CORPORATIONInventors: Hiroyuki Sakai, Kazutoshi Yoshida, Norihiro Maezato
-
Publication number: 20130081919Abstract: A shaft connection structure connects a pair of rotating shafts by a fit between a pair of spline shafts, wherein the pair of rotating shafts are provided with corresponding ones of the pair of spline shafts. The shaft connection structure includes a shaft connection assist device. The shaft connection assist device includes a centering ring and centering pins. The centering ring is arranged outside of a first one of the spline shafts and coaxially with the first spline shaft. The centering pins are provided outside of a second one of the spline shafts. The centering pins engage with an outer peripheral surface of the centering ring and bring a shaft axis of the first spline shaft and a shaft axis of the second spline shaft into a range enabling the fit therebetween.Type: ApplicationFiled: June 10, 2011Publication date: April 4, 2013Inventors: Hiroyuki Sakai, Kazutoshi Yoshida, Norihiro Maezato
-
Patent number: 7027115Abstract: A liquid crystal display device includes a first transparent substrate having a plurality of electrodes, a second transparent substrate, a liquid crystal interposed between the first transparent substrate and the second transparent substrate, an illumination light source disposed on a back side of the first transparent substrate, pixel regions arranged in a matrix, and a reflecting film formed between the first transparent substrate and the electrodes. The reflecting film has at least one light transmission aperture in each pixel region and without slits at positions corresponding to gaps between adjacent ones of the pixel regions.Type: GrantFiled: February 18, 2004Date of Patent: April 11, 2006Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Souta Nemoto, Kazutoshi Yoshida, Masao Uehara, Noboru Hoshino, Yoshiaki Nakamura, Masayoshi Fujieda, Koji Hiraga
-
Publication number: 20040160555Abstract: A liquid crystal display device includes a first transparent substrate having a plurality of electrodes, a second transparent substrate, a liquid crystal interposed between the first transparent substrate and the second transparent substrate, an illumination light source disposed on a back side of the first transparent substrate, pixel regions arranged in a matrix, and a reflecting film formed between the first transparent substrate and the electrodes. The reflecting film has at least one light transmission aperture in each pixel region and without slits at positions corresponding to gaps between adjacent ones of the pixel regions.Type: ApplicationFiled: February 18, 2004Publication date: August 19, 2004Inventors: Souta Nemoto, Kazutoshi Yoshida, Masao Uehara, Noboru Hoshino, Yoshiaki Nakamura, Masayoshi Fujieda, Koji Hiraga
-
Patent number: 6697137Abstract: A liquid crystal is interposed between a first transparent substrate having first electrodes and a second transparent substrate having other electrodes. Pixel regions are formed at portions where the first electrodes and the other electrodes are opposed to each other. A semitransparent reflecting film is formed between the first transparent substrate and the first electrodes. The semitransparent reflecting film is formed with light transmission apertures in each pixel region. The semitransparent reflecting film also occupies portions corresponding to the gaps between the adjacent pixel regions. Alternatively, in addition to the light transmission apertures, the semitransparent reflecting film is formed with slits at positions corresponding to the gaps between the adjacent pixel regions. A light absorption film is formed between the first transparent substrate and the semitransparent reflecting film at positions corresponding to the slits, or the slits are charged with a light absorption film.Type: GrantFiled: April 9, 2001Date of Patent: February 24, 2004Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Souta Nemoto, Kazutoshi Yoshida, Masao Uehara, Noboru Hoshino, Yoshiaki Nakamura, Masayoshi Fujieda, Koji Hiraga
-
Publication number: 20020000979Abstract: A method for manufacturing a touch panel, comprising the steps of adhering an upper substrate and a lower substrate to each other, said upper substrate being made of a soft film member with an upper resistance film, said lower substrate being made of a hard plate with a lower resistance film; and subsequently cutting off said upper substrate and said lower substrate.Type: ApplicationFiled: June 20, 2001Publication date: January 3, 2002Inventors: Shoji Furuhashi, Shigeki Suzuki, Shinsaku Chiba, Kazuo Majima, Yasuaki Kondou, Kazuo Ishii, Kazutoshi Yoshida
-
Publication number: 20010040658Abstract: A liquid crystal is interposed between a first transparent substrate having one electrodes and a second transparent substrate having the other electrodes. Pixel regions are formed at portions where the one electrodes and the other electrodes are opposed to each other. A semitransparent reflecting film is formed between the first transparent substrate and the one electrodes. The semitransparent reflecting film is formed with light transmission apertures in each pixel region. The semitransparent reflecting film also occupies portions corresponding to the gaps between the adjacent pixel regions. Alternatively, in addition to the light transmission apertures, the semitransparent reflecting film is formed with slits at positions corresponding to the gaps between the adjacent pixel regions. A light absorption film is formed between the first transparent substrate and the semitransparent reflecting film at positions corresponding to the slits, or the slits are charged with a light absorption film.Type: ApplicationFiled: April 9, 2001Publication date: November 15, 2001Inventors: Souta Nemoto, Kazutoshi Yoshida, Masao Uehara, Noboru Hoshino, Yoshiaki Nakamura, Masayoshi Fujieda, Koji Hiraga
-
Patent number: 4734884Abstract: A magnetic bubble memory system with a write protecting function is disclosed. In a power on reset mode or initiallizing mode of an information handling system including the bubble memory system, a bubble memory controller directs to and stores in its own memory, an information representative of a write protecting range for a bubble memory device, from a hidden memory region of the bubble memory device. The bubble memory controller compares the write protecting range to the information designating the address range of the bubble memory device in which a new information is to be written, in response to the write command from a host central processing unit. As a result of the comparison, if the both address ranges overlap each other, the bubble memory controller will execute the write protection and generate a write protection error message for the host CPU.Type: GrantFiled: May 16, 1985Date of Patent: March 29, 1988Assignee: Hitachi, Ltd.Inventors: Tatsuhiko Kohno, Kazutoshi Yoshida
-
Patent number: 4607178Abstract: A semiconductor integrated circuit receiving at its input pin the terminal voltage of a capacitor which is connected to a power source through a resistor so as to detect the level of the power voltage. The circuit is provided with a level shift circuit which shifts the incoming power voltage level by a predetermined value so that a reset signal is produced by detecting the output of the level shift circuit falling below the threshold level of a logic circuit.Type: GrantFiled: August 3, 1983Date of Patent: August 19, 1986Assignee: Hitachi, Ltd.Inventors: Mamoru Sugie, Takashi Toyooka, Hirokazu Aoki, Kazutoshi Yoshida, Shinsaku Chiba
-
Patent number: 4592016Abstract: A magnetic bubble memory device comprises a plurality of minor loops for storage of data information and a map loop for storage of defective-loop information, etc. The number of bits of the map loop is selected to be N times as large as the number of bits of each minor loop, N being an integer not smaller than 2.Type: GrantFiled: December 2, 1983Date of Patent: May 27, 1986Assignee: Hitachi, Ltd.Inventors: Yoshihiro Sekiguchi, Kazutoshi Yoshida, Shinsaku Chiba, Mamoru Sugie, Hirokazu Aoki
-
Patent number: 4550388Abstract: In a magnetic bubble memory device in which magnetic bubbles are propagated under influence of a rotating magnetic field, a method of controlling a stop operation of a rotating magnetic field in which magnetic field is caused to further rotate beyond the stop direction for a predetermined over-rotation angle and is then caused to return to the stop direction which is followed by the removal of the magnetic field, is presented. The over-rotation angle is in a range of 10 to 40 degrees. The invention is applicable whether bubble drive is performed using a drive current of triangular, square or trapezoidal waveform.Type: GrantFiled: August 1, 1984Date of Patent: October 29, 1985Assignees: Hitachi, Ltd., Hitachi Microcomputer Engineering Ltd.Inventors: Takashi Toyooka, Kazutoshi Yoshida, Kazuhiro Ishida, Tatsuo Okahashi, Hirokazu Aoki, Ryo Suzuki, Yutaka Sugita
-
Patent number: 4498153Abstract: In a detector of an magnetic bubble memory device of the type comprising a magnetic bubble memory element having a detector, a source of constant current for passing constant current through the detector for producing a bubble output signal according to the magnetoresistive effect of a detector, a preamplifier for amplifying the output signal, a DC regenerator for regenerating an output signal of the preamplifier and a discriminator for converting the DC regenerated signal into a binary code, there is provided a holding circuit connected between the DC regenerator and the discriminator for holding a peak value of the DC regenerated signal for a predetermined time.Type: GrantFiled: March 10, 1982Date of Patent: February 5, 1985Assignee: Hitachi, Ltd.Inventors: Ryuji Yano, Shinsaku Chiba, Kazutoshi Yoshida, Kazuhiro Ishida, Shoji Yoshimoto
-
Patent number: 4471468Abstract: A magnetic bubble memory device has a plurality of memory loops which comprise minor loops and a map loop arranged independently of the minor loops. The map loop stores index data and parameter data of the memory chip. By detecting the index data, parameter data addresses are designated, and required parameter data are read out and stored in parameter memories, respectively, so as to allow operation of magnetic bubble memory chips having different storage capacities and different parameters under control of a single control circuit.Type: GrantFiled: August 5, 1983Date of Patent: September 11, 1984Assignee: Hitachi, Ltd.Inventors: Kazutoshi Yoshida, Ryuji Yano
-
Patent number: 4370735Abstract: A magnetic bubble memory device having a bubble generator which generates a magnetic bubble by conducting a pulse current on its hairpin-shaped conductor loop and a major propagation circuit for propagating the magnetic bubble to a transfer-in gate circuit which transfers the magnetic bubble to a memory storage region, wherein the device further comprises a gate means provided between the bubble generator and the major propagation circuit for transferring a magnetic bubble carrying information "1" onto the major propagation circuit at a first predetermined timing and preventing a spurious bubble to be transferred to the major propagation circuit at a second predetermined timing.Type: GrantFiled: September 29, 1980Date of Patent: January 25, 1983Assignee: Hitachi, Ltd.Inventors: Toshio Futami, Kazutoshi Yoshida
-
Patent number: 4352995Abstract: A pulse generating circuit in ises a clock ceasing detecting circuit and a logic circuit which receives the output of one of the decoders and the output of the detecting circuit. The flip-flop circuit is cleared by the output of the detecting circuit through the logic circuit when the clock signal is ceased by accident.Type: GrantFiled: September 15, 1980Date of Patent: October 5, 1982Assignee: Hitachi, Ltd.Inventors: Kazutoshi Yoshida, Ryuji Yano, Kazuhiro Ishida
-
Patent number: 4310898Abstract: The driving circuit for supplying current to coils for generating a rotating magnetic field is divided into a switch side circuit and a driver side circuit so as to pass current through only one of the coils. Each of the switch side circuit and the driver side circuit is constituted by a number of component circuits. The driving circuit comprises (N+M) component circuits for driving (N.times.M) coil circuits, where N represents the number of the component circuits of the switch side circuit and M that of the component circuits of the driver side circuit whereby additional coils may be driven without multiplying the number of driving circuits.Type: GrantFiled: January 8, 1979Date of Patent: January 12, 1982Assignee: Hitachi, Ltd.Inventor: Kazutoshi Yoshida