Patents by Inventor Kazuya Takaku
Kazuya Takaku has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10599586Abstract: An information processing apparatus includes a processor, a plurality of memories, and a memory control circuitry coupled to the processor and the plurality of memories. The memory control circuitry controls access to the plurality of memories. The memory control circuitry includes a plurality of memory control circuits corresponding respectively to the plurality of memories, and a request distribution circuit that outputs the memory access request and a setting change request from the processor to one of the plurality of memory control circuits. Each of the plurality of memory control circuits includes an address translation control circuit that replaces bits of an address included in the memory access request based on allocation of bits changed based on the setting change request, and an access control circuit.Type: GrantFiled: May 9, 2018Date of Patent: March 24, 2020Assignee: FUJITSU LIMITEDInventors: Kazuya Takaku, Fumitake Sugano
-
Publication number: 20180329832Abstract: An information processing apparatus includes a processor, a plurality of memories, and a memory control circuitry coupled to the processor and the plurality of memories. The memory control circuitry controls access to the plurality of memories. The memory control circuitry includes a plurality of memory control circuits corresponding respectively to the plurality of memories, and a request distribution circuit that outputs the memory access request and a setting change request from the processor to one of the plurality of memory control circuits. Each of the plurality of memory control circuits includes an address translation control circuit that replaces bits of an address included in the memory access request based on allocation of bits changed based on the setting change request, and an access control circuit.Type: ApplicationFiled: May 9, 2018Publication date: November 15, 2018Applicant: FUJITSU LIMITEDInventors: Kazuya TAKAKU, Fumitake SUGANO
-
Patent number: 9292424Abstract: A memory controller includes: a determination part configured to determine a type of a DIMM having a different address line topology based on SPD; a slew rate setting part configured to set a slew rate of an address signal based on the type of the DIMM determined by the determination part; and a delay setting part configured to set a data delay amount when reading/writing data.Type: GrantFiled: July 9, 2013Date of Patent: March 22, 2016Assignee: FUJITSU LIMITEDInventors: Hideyuki Sakamaki, Hidekazu Osano, Hiroshi Nakayama, Kazuya Takaku, Masanori Higeta
-
Publication number: 20140372675Abstract: An information processing apparatus includes a storage device that includes a plurality of storage areas, and a processor coupled to the storage device. The processor executes a process comprising: selecting a logical address identifying data stored in the storage device; acquiring a physical address associated with the selected logical address, from a conversion table storing therein the logical addresses and physical addresses identifying the storage areas in which the data is stored in association with each other; determining whether the stored data indicated by the acquired physical address is to be transferred; transferring the stored data to another storage area when it is determined that the data is to be transferred; and updating the physical address associated with the selected logical address in the conversion table to the physical address indicating the other storage area.Type: ApplicationFiled: May 29, 2014Publication date: December 18, 2014Applicant: FUJITSU LIMITEDInventors: Masanori Higeta, Kazuya TAKAKU, Kazumi Hayasaka, Susumu Akiu
-
Patent number: 8706945Abstract: To provide a technology of increasing the number of ranks of a memory module with a small change in architecture. A memory control device accessing a memory module having a plurality of ranks, includes an interface unit having selection signal lines via which to flow selection signals for selecting the ranks and address signal lines via which to flow address signals specifying addresses on the rank, and a control unit transmitting the signal for selecting the rank via part of the address signal line and via the selection signal line.Type: GrantFiled: April 24, 2007Date of Patent: April 22, 2014Assignee: Fujitsu LimitedInventors: Kazuya Takaku, Yasufumi Honda, Kenji Suzuki
-
Patent number: 8667228Abstract: A memory system connected to another apparatus via a data crossbar, has a first memory, a second memory that forms a dual configuration together with the first memory, a first memory controller that transmits or receives data to be written into the first memory or data read out from the first memory to or from the other apparatus, a second memory controller that transmits or receives data to be written into the second memory or data read out from the second memory to or from the other apparatus, and a system controller that instructs the first memory controller and the second memory controller to read out, from the first memory and the second memory, data requested to be read out by the other apparatus if the system controller detects that any one of the first data crossbar and the second data crossbar being not capable of transmitting or receiving data.Type: GrantFiled: March 13, 2012Date of Patent: March 4, 2014Assignee: Fujitsu LimitedInventor: Kazuya Takaku
-
Publication number: 20140040680Abstract: A memory controller receives a read request and also issues a patrol request at a predetermined time interval so as to determine whether any error occurs in data stored in a DIMM. Furthermore, the memory controller generates a patrol address that is the subject of the subsequently issued patrol request. When the memory controller receives a read request, the memory controller compares the patrol address with the read address that is the subject of the received read request. When the read address matches the patrol address, the memory controller cancels the issuance of the subsequent patrol request.Type: ApplicationFiled: October 23, 2013Publication date: February 6, 2014Applicant: FUJITSU LIMITEDInventors: Kazuya TAKAKU, Hiroshi NAKAYAMA, Hideyuki SAKAMAKI, Hidekazu OSANO, Masanori HIGETA
-
Publication number: 20140013179Abstract: Two neighboring receiving units that receive a same signal notify each other of information representing that the signal has been received through the signal line, a process of correcting a transmission delay difference is performed according to a time difference between notification from the other receiving unit and its own signal reception, and selection of one of the neighboring receiving units and a receiving unit that has not performed a correction process with the one receiving unit among receiving units neighboring to the one receiving unit and a transmission delay difference correction process between the selected receiving units are sequentially performed. Thus, even when the number of processing target lanes increases, a transmission delay difference can be reliably absorbed and corrected while implementing an interconnection layout, a noise counter-measure, and a high-speed circuit.Type: ApplicationFiled: September 13, 2013Publication date: January 9, 2014Applicant: FUJITSU LIMITEDInventor: Kazuya TAKAKU
-
Publication number: 20130297895Abstract: A memory controller includes: a determination part configured to determine a type of a DIMM having a different address line topology based on SPD; a slew rate setting part configured to set a slew rate of an address signal based on the type of the DIMM determined by the determination part; and a delay setting part configured to set a data delay amount when reading/writing data.Type: ApplicationFiled: July 9, 2013Publication date: November 7, 2013Inventors: Hideyuki SAKAMAKI, Hidekazu OSANO, Hiroshi NAKAYAMA, Kazuya TAKAKU, Masanori HIGETA
-
Publication number: 20130275484Abstract: A separation circuit separates a 32-bit dividend, (e.g., 1695) into 4-bit segments and outputs 9 separated dividends. The position of each dividend counted from the dividend having the lowest bit is i. A first output circuit concatenates at the end of a dividend, 0s of number equal to an integer multiple of 4 bits. Each calculation circuit outputs an 8-bit quotient, a numerical value created by the first output circuit divided by 3(=2n?1 and n=2), and outputs from a second output circuit, a first bit sequence that is the upper 4 bits of the 8-bit quotient, and a second bit sequence in which i sets of lower 4 bits of the 8-bit quotient are arranged. A quotient addition circuit outputs, as a quotient of 1695 divided by 3, the sum of values each including the first bit sequence at upper bits and the second bit sequence at lower bits.Type: ApplicationFiled: June 6, 2013Publication date: October 17, 2013Inventors: Hidekazu Osano, HIDEYUKI Sakamaki, Hiroshi Nakayama, Kazuya Takaku, Masanori Higeta
-
Patent number: 8479071Abstract: An information processing apparatus according to the present invention includes a controller for dividing data into a plurality of divided-data; a plurality of storage units for storing the plurality of divided-data, respectively; a plurality of storage controllers for writing the divided-data into the corresponding storage unit or reading out the divided-data from the respective storage units; a plurality of history storage units for storing histories of the operation of the corresponding storage controllers, respectively; an error detector for detecting an error in the divided-data; an error correction controller for controlling correction of the error; and a plurality of history controller for controlling update of the histories in the corresponding history storage units, respectively upon correction of the error.Type: GrantFiled: September 11, 2007Date of Patent: July 2, 2013Assignee: Fujitsu LimitedInventor: Kazuya Takaku
-
Patent number: 8356240Abstract: An information processing apparatus includes a data transmitting apparatus that transmits data of an N-bit width; a data receiving apparatus that receives the data of the N-bit width from the data transmitting apparatus; and a data bus of the N-bit width connecting the data transmitting apparatus and the data receiving apparatus. The data transmitting apparatus includes a first error-detection-code-attached data generation circuit, a second error-detection-code-attached data generation circuit, a first degeneration correspondence register, and a transmission-side selection circuit. The data receiving apparatus includes a first error checking circuit, a second error checking circuit, and a second degeneration correspondence register.Type: GrantFiled: March 12, 2009Date of Patent: January 15, 2013Assignee: Fujitsu LimitedInventor: Kazuya Takaku
-
Publication number: 20120239996Abstract: A memory controller which is connected to a memory module having an ECC (Error Check and Correction) function and which controls access to the memory module, the memory controller, has an error detection unit configured to detect an error bit and a position of the error bit by reading, from the memory module, information on codes of the ECCs corresponding to a plurality of read data read from the memory module, a buffer configured to temporarily store the plurality of read data, and a determination unit configured to determine, when the plurality of read data stored in the buffer include a number of data in which a correctable error is detected by the error detection unit and error detection positions of the detected data are the same as each other, that a correctable error is included in a group of the plurality of read data.Type: ApplicationFiled: February 22, 2012Publication date: September 20, 2012Applicant: FUJITSU LIMITEDInventors: Masanori HIGETA, Hiroshi Nakayama, Hidekazu Osano, Hideyuki Sakamaki, Kazuya Takaku
-
Publication number: 20120173826Abstract: A memory system connected to another apparatus via a data crossbar, has a first memory, a second memory that forms a dual configuration together with the first memory, a first memory controller that transmits or receives data to be written into the first memory or data read out from the first memory to or from the other apparatus, a second memory controller that transmits or receives data to be written into the second memory or data read out from the second memory to or from the other apparatus, and a system controller that instructs the first memory controller and the second memory controller to read out, from the first memory and the second memory, data requested to be read out by the other apparatus if the system controller detects that any one of the first data crossbar and the second data crossbar being not capable of transmitting or receiving data.Type: ApplicationFiled: March 13, 2012Publication date: July 5, 2012Applicant: FUJITSU LIMITEDInventor: Kazuya TAKAKU
-
Publication number: 20090307568Abstract: An information processing apparatus includes a data transmitting apparatus that transmits data of an N-bit width; a data receiving apparatus that receives the data of the N-bit width from the data transmitting apparatus; and a data bus of the N-bit width connecting the data transmitting apparatus and the data receiving apparatus. The data transmitting apparatus includes a first error-detection-code-attached data generation circuit, a second error-detection-code-attached data generation circuit, a first degeneration correspondence register, and a transmission-side selection circuit. The data receiving apparatus includes a first error checking circuit, a second error checking circuit, and a second degeneration correspondence register.Type: ApplicationFiled: March 12, 2009Publication date: December 10, 2009Applicant: FUJITSU LIMITEDInventor: Kazuya TAKAKU
-
Publication number: 20080155369Abstract: An information processing apparatus according to the present invention includes a controller for dividing data into a plurality of divided-data; a plurality of storage units for storing the plurality of divided-data, respectively; a plurality of storage controllers for writing the divided-data into the corresponding storage unit or reading out the divided-data from the respective storage units; a plurality of history storage units for storing histories of the operation of the corresponding storage controllers, respectively; an error detector for detecting an error in the divided-data; an error correction controller for controlling correction of the error; and a plurality of history controller for controlling update of the histories in the corresponding history storage units, respectively upon correction of the error.Type: ApplicationFiled: September 11, 2007Publication date: June 26, 2008Applicant: Fujitsu LimitedInventor: Kazuya Takaku
-
Publication number: 20080046631Abstract: To provide a technology of increasing the number of ranks of a memory module with a small change in architecture. A memory control device accessing a memory module having a plurality of ranks, includes an interface unit having selection signal lines via which to flow selection signals for selecting the ranks and address signal lines via which to flow address signals specifying addresses on the rank, and a control unit transmitting the signal for selecting the rank via part of the address signal line and via the selection signal line.Type: ApplicationFiled: April 24, 2007Publication date: February 21, 2008Applicant: Fujitsu LimitedInventors: Kazuya Takaku, Yasufumi Honda, Kenji Suzuki