Patents by Inventor Kazuyuki Nishizawa
Kazuyuki Nishizawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7710138Abstract: A semiconductor chip includes a plurality of pads; input/output circuits connected with the plurality of pads, respectively; a product data storage section configured to store a product data; and a setting section configured to set to an active state, each of the input circuits which is connected to one of the plurality of pads used for input to an internal circuit, and each of the output circuits which is connected to one of the plurality of pads used for output from the internal circuit, and set remaining input/output circuits to an inactive state, based on the product data.Type: GrantFiled: January 5, 2009Date of Patent: May 4, 2010Assignee: NEC Electronics CorporationInventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Patent number: 7700944Abstract: Inspection wire is formed along at least a portion of the outer periphery of, and preferably along the entire perimeter of, a chip area enclosed by scribe areas, using an arbitrary wiring layer, conductive material, or diffusion layer of the semiconductor chip, and the opposite ends of the inspection wire are connected, via a wiring layer and contact plugs, to pads on the semiconductor chip, either directly or via prescribed switching means. By measuring the resistance of the inspection wire before and after dicing using the pads, chips and cracks occurring during dicing of the semiconductor chip, as well as chipping which progresses in subsequent packaging and assembly processes, or due to the application of stress, shocks, thermal cycles or similar after incorporation into products, can be detected.Type: GrantFiled: March 4, 2005Date of Patent: April 20, 2010Assignee: NEC Electronics CorporationInventor: Kazuyuki Nishizawa
-
Patent number: 7612419Abstract: Scribe lines demarcating semiconductor chips comprise, in both the vertical direction and the horizontal direction, first-type scribe lines of the minimum width enabling cutting by dicing or other means, and second-type scribe lines enabling placement of TEGs, alignment marks or other accessories, and a placement pattern is set so that a unit cell which can be exposed in a single shot comprises one second-type scribe line. By this means, the area occupied by scribe lines can be reduced. Further, by decreasing the number of placement of semiconductor chips constituting a unit cell, and by cutting substantially along the center line of second-type scribe lines, the shapes of scribe lines on the periphery of semiconductor chips can be changed, so that the position in the unit cell can be determined.Type: GrantFiled: March 4, 2005Date of Patent: November 3, 2009Assignee: NEC Electronics CorporationInventor: Kazuyuki Nishizawa
-
Patent number: 7564255Abstract: A semiconductor chip is composed of first and second contact pads; a first latch circuit connected with the first contact pad; a second latch circuit connected with the second contact pads; an internal circuit electrically connected with the first and second latch circuits; and a control circuit controlling data transfer between the first and second latch circuits. The area of the first contact pad is larger than that of the second contact pad.Type: GrantFiled: February 17, 2006Date of Patent: July 21, 2009Assignee: NEC Electronics CorporationInventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Patent number: 7557646Abstract: A semiconductor circuit is installed on a printed circuit board having a power wiring pattern and a ground wiring pattern that do not intersect. The semiconductor circuit includes a first power supply terminal and a first ground terminal for a first side of the semiconductor circuit, and a second power supply terminal and a second ground terminal for a second side opposing to the first side. The direction from the first power supply terminal to the first ground terminal is the same as the direction from the second power supply terminal to the second ground terminal.Type: GrantFiled: May 8, 2006Date of Patent: July 7, 2009Assignee: NEC Electronics CorporationInventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Publication number: 20090121755Abstract: A semiconductor chip includes a plurality of pads; input/output circuits connected with the plurality of pads, respectively; a product data storage section configured to store a product data; and a setting section configured to set to an active state, each of the input circuits which is connected to one of the plurality of pads used for input to an internal circuit, and each of the output circuits which is connected to one of the plurality of pads used for output from the internal circuit, and set remaining input/output circuits to an inactive state, based on the product data.Type: ApplicationFiled: January 5, 2009Publication date: May 14, 2009Applicant: NEC ELECTRONICS CORPORATIONInventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Patent number: 7521918Abstract: A microcomputer chip includes a plurality of first electrode pads arranged in a chip circumferential section; a plurality of second electrode pads arranged inside from the plurality of first electrode pads; and an emulation circuit connected with the plurality of second electrode pads to interface with an external unit in emulation. The plurality of second electrode pads may be arranged on an area where a functional circuit is formed.Type: GrantFiled: November 4, 2005Date of Patent: April 21, 2009Assignee: NEC Electronics CorporationInventor: Kazuyuki Nishizawa
-
Patent number: 7492036Abstract: A semiconductor chip includes a plurality of pads; input/output circuits connected with the plurality of pads, respectively; a product data storage section configured to store a product data; and a setting section configured to set to an active state, each of the input circuits which is connected to one of the plurality of pads used for input to an internal circuit, and each of the output circuits which is connected to one of the plurality of pads used for output from the internal circuit, and set remaining input/output circuits to an inactive state, based on the product data.Type: GrantFiled: February 28, 2006Date of Patent: February 17, 2009Assignee: Nec Electronics CorporationInventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Patent number: 7463547Abstract: A microcomputer includes a circuit block; a nonvolatile memory configured to store optimization data for optimization of an operation of the microcomputer; and an optimization circuit configured to read out memory optimization data as a part of the optimization data from the nonvolatile memory in synchronization with a first frequency clock signal as an first clock signal to optimize an operation of the nonvolatile memory, and then to read out circuit block optimization data as another part of the optimization data from the nonvolatile memory in synchronization with a second frequency clock signal as the first clock signal to optimize an operation of the circuit block. The frequency of the first frequency clock signal is lower than that of the second frequency clock signal.Type: GrantFiled: January 26, 2006Date of Patent: December 9, 2008Assignee: NEC Electronics CorporationInventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Publication number: 20060261451Abstract: A semiconductor circuit is installed on a printed circuit board having a first wiring pattern and a second wiring pattern. The semiconductor circuit includes a first power supply terminal and a first ground terminal which are provided for a first side of the semiconductor circuit. The first power supply terminal is connected with the first wiring pattern. The first ground terminal is connected with the second wiring pattern. A second power supply terminal and a second ground terminal are provided for a second side opposing to the first side. The second power supply terminal is connected with the first wiring pattern and the second ground terminal is connected with the second wiring pattern. The first and second power and ground terminals are arranged such that the first wiring pattern and the second wiring pattern do not intersect in a region of the wiring substrate corresponding to the semiconductor circuit.Type: ApplicationFiled: May 8, 2006Publication date: November 23, 2006Inventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Publication number: 20060208345Abstract: A semiconductor chip includes a plurality of pads; input/output circuits connected with the plurality of pads, respectively; a product data storage section configured to store a product data; and a setting section configured to set to an active state, each of the input circuits which is connected to one of the plurality of pads used for input to an internal circuit, and each of the output circuits which is connected to one of the plurality of pads used for output from the internal circuit, and set remaining input/output circuits to an inactive state, based on the product data.Type: ApplicationFiled: February 28, 2006Publication date: September 21, 2006Inventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Publication number: 20060190849Abstract: A microcomputer includes a circuit block; a nonvolatile memory configured to store optimization data for optimization of an operation of the microcomputer; and an optimization circuit configured to read out memory optimization data as a part of the optimization data from the nonvolatile memory in synchronization with a first frequency clock signal as an first clock signal to optimize an operation of the nonvolatile memory, and then to read out circuit block optimization data as another part of the optimization data from the nonvolatile memory in synchronization with a second frequency clock signal as the first clock signal to optimize an operation of the circuit block. The frequency of the first frequency clock signal is lower than that of the second frequency clock signal.Type: ApplicationFiled: January 26, 2006Publication date: August 24, 2006Inventors: Shinichi Nakatsu, Hideo Isogal, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Publication number: 20060190779Abstract: A semiconductor chip is composed of first and second contact pads; a first latch circuit connected with the first contact pad; a second latch circuit connected with the second contact pads; an internal circuit electrically connected with the first and second latch circuits; and a control circuit controlling data transfer between the first and second latch circuits. The area of the first contact pad is larger than that of the second contact pad.Type: ApplicationFiled: February 17, 2006Publication date: August 24, 2006Inventors: Shinichi Nakatsu, Hideo Isogai, Takehiro Masumoto, Kazuyuki Nishizawa, Toshihide Tsuboi, Kimiharu Etou
-
Publication number: 20060097285Abstract: A microcomputer chip includes a plurality of first electrode pads arranged in a chip circumferential section; a plurality of second electrode pads arranged inside from the plurality of first electrode pads; and an emulation circuit connected with the plurality of second electrode pads to interface with an external unit in emulation. The plurality of second electrode pads may be arranged on an area where a functional circuit is formed.Type: ApplicationFiled: November 4, 2005Publication date: May 11, 2006Applicant: NEC ELECTRONICS CORPORATIONInventor: Kazuyuki Nishizawa
-
Publication number: 20050212092Abstract: Scribe lines demarcating semiconductor chips comprise, in both the vertical direction and the horizontal direction, first-type scribe lines of the minimum width enabling cutting by dicing or other means, and second-type scribe lines enabling placement of TEGs, alignment marks or other accessories, and a placement pattern is set so that a unit cell which can be exposed in a single shot comprises one second-type scribe line. By this means, the area occupied by scribe lines can be reduced. Further, by decreasing the number of placement of semiconductor chips constituting a unit cell, and by cutting substantially along the center line of second-type scribe lines, the shapes of scribe lines on the periphery of semiconductor chips can be changed, so that the position in the unit cell can be determined.Type: ApplicationFiled: March 4, 2005Publication date: September 29, 2005Inventor: Kazuyuki Nishizawa
-
Publication number: 20050212147Abstract: Inspection wire is formed along at least a portion of the outer periphery of, and preferably along the entire perimeter of, a chip area enclosed by scribe areas, using an arbitrary wiring layer, conductive material, or diffusion layer of the semiconductor chip, and the opposite ends of the inspection wire are connected, via a wiring layer and contact plugs, to pads on the semiconductor chip, either directly or via prescribed switching means. By measuring the resistance of the inspection wire before and after dicing using the pads, chips and cracks occurring during dicing of the semiconductor chip, as well as chipping which progresses in subsequent packaging and assembly processes, or due to the application of stress, shocks, thermal cycles or similar after incorporation into products, can be detected.Type: ApplicationFiled: March 4, 2005Publication date: September 29, 2005Inventor: Kazuyuki Nishizawa
-
Patent number: 5845446Abstract: Longitudinal facing laid on a base between retainers at a prescribed spacing includes a central face plate, an inner riser along right and left edges of the face plate, an outer riser on an outer side of each inner riser, a drain channel formed between the inner and outer risers, an engaging portion at at least one of end and median portions of the outer riser and in resilient engagement with the retainers.Type: GrantFiled: August 23, 1996Date of Patent: December 8, 1998Assignee: Gantan Beauty Industry Co., Ltd.Inventors: Motokatsu Funaki, Noboru Yamasaka, Kazuyuki Nishizawa
-
Patent number: 5507001Abstract: A microcomputer performs serial data transfer for a peripheral device in synchronism with machine cycles of the CPU without requesting an interrupt routine of the CPU. The microcomputer incorporates an improved serial data communication unit having a serial data terminal and a serial clock terminal coupled to the peripheral device. The CPU supplies a transfer start command to the serial data communication unit when it executes a serial data communication instruction. A serial clock control circuit in the serial data communication unit responds to the transfer start command to supply the clock terminal with a serial clock signal having the same frequency as the clock signal of the CPU in synchronism with the beginning of a certain machine cycle.Type: GrantFiled: November 23, 1994Date of Patent: April 9, 1996Assignee: NEC CorporationInventor: Kazuyuki Nishizawa
-
Patent number: 5412403Abstract: A video display control circuit includes a reading circuit for reading address data in a video RAM pointer. The video RAM pointer designates an address in a RAM where an address data to be supplied to a character ROM pointer is stored. The character ROM pointer designates an address in a ROM where character data by which characters are displayed on a screen are stored. If the address data read from the video RAM pointer is earlier in access time than a selected address of the video RAM, into which a new address data is required to be re-written, operation of re-writing data of the video RAM is not carried out, so that flickering or momentary black-out of the display caused by the re-writing operation may not occur.Type: GrantFiled: September 2, 1993Date of Patent: May 2, 1995Assignee: NEC CorporationInventors: Kazuyuki Nishizawa, Kazuhide Kawata
-
Patent number: 5256693Abstract: A synergistic germicidal composition includes a derivative of .alpha.Type: GrantFiled: April 13, 1992Date of Patent: October 26, 1993Assignee: Somar CorporationInventors: Ryoji Funatsu, Kazuyuki Nishizawa, Susumu Mitsui