Patents by Inventor Ke-Chih Chang
Ke-Chih Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8957420Abstract: A thin film transistor (TFT) array substrate with few processing steps and simple structure is provided, wherein merely two patterned metal layers are required and a patterned planarization layer is adopted to separate the two patterned metal layers from each other and thereby reduce power loading. In addition, the patterned planarization layer has slots to form height differences so as to separate scan lines from common electrodes to further reduce the power loading.Type: GrantFiled: June 24, 2011Date of Patent: February 17, 2015Assignee: AU Optronics CorporationInventors: Ze-Yu Yen, Ke-Chih Chang, Kuo-Yu Huang, En-Yung Lin
-
Patent number: 8553193Abstract: A pixel structure includes a first and a second scan lines, a data line, a first insulating layer covering the first and the second scan lines and a portion of the data line and having a recess, a second insulating layer covering the first insulating layer, a capacitor electrode line covering the data line and the recess, a third insulating layer on the capacitor electrode line, a first active device electrically connected to the second scan line and the data line, a second active device electrically connected to the first active device and the first scan line, and a first and a second pixel electrodes electrically connected to the first and the second active devices, respectively. The portion of the data line and the first and the second scan lines are in the same layer. The recess is located at two sides of the portion of the data line.Type: GrantFiled: October 22, 2010Date of Patent: October 8, 2013Assignee: Au Optronics CorporationInventors: Ke-Chih Chang, Kuo-Yu Huang, Yu-Cheng Chen, Tsan-Chun Wang
-
Patent number: 8445911Abstract: An active device array substrate including a substrate, scan lines, data lines, active devices, a first dielectric layer, a common line, a second dielectric layer, a patterned conductive layer, a third dielectric layer, and pixel electrodes is provided. At least a part of the active devices are electrically connected to the scan lines and the data lines. The first dielectric layer covers the scan lines, the data lines and the active devices. The common line is disposed on the first dielectric layer. The second dielectric layer covers the common line and the first dielectric layer. The patterned conductive layer is disposed on the second dielectric layer. The third dielectric layer covers the patterned conductive layer and the second dielectric layer. The pixel electrodes are disposed on the third dielectric layer and electrically connected to the patterned conductive layer and the active devices.Type: GrantFiled: April 30, 2010Date of Patent: May 21, 2013Assignee: Au Optronics CorporationInventors: Ching-Jung Yang, Ke-Chih Chang, Kuo-Yu Huang, Yu-Cheng Chen
-
Publication number: 20120161136Abstract: A thin film transistor (TFT) array substrate with few processing steps and simple structure is provided, wherein merely two patterned metal layers are required and a patterned planarization layer is adopted to separate the two patterned metal layers from each other and thereby reduce power loading. In addition, the patterned planarization layer has slots to form height differences so as to separate scan lines from common electrodes to further reduce the power loading.Type: ApplicationFiled: June 24, 2011Publication date: June 28, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Ze-Yu Yen, Ke-Chih Chang, Kuo-Yu Huang, En-Yung Lin
-
Patent number: 8199308Abstract: The chip on film structure for a liquid crystal display is disclosed. The chip on film structure includes a film substrate, a driver chip disposed on the film substrate, a plurality of the input pad, and a plurality of output pads. The input pads and the output pads are disposed on two opposite sides of the driver chip, and are electrically connect to the driver chip respectively. Each input pad comprises an extending portion extending from the input pads to a first cutting edge respectively, and a width of the extending portion is thinner than a width of the input pad, and the extending portions are cut along the first cutting edge.Type: GrantFiled: August 7, 2008Date of Patent: June 12, 2012Assignee: AU Optronics Corp.Inventors: Ke-Chih Chang, Chih-Hsiang Yang, Sheng-Kai Hsu, Yi-Chih Huang, Ying-Chao Chen
-
Patent number: 8134525Abstract: A drive circuit includes a drive unit coupling with data lines for receiving at least one clock signal and a first enable signal to generate a drive signal to drive data lines, and a delay unit electrically coupled with the drive unit for receiving the clock signal and the first enable signal and generating a second enable signal falling subsequent to the first enable signal in a predetermined time interval.Type: GrantFiled: April 12, 2007Date of Patent: March 13, 2012Assignee: AU Optronics CorporationInventors: Chih-Hsiang Yang, Ming-Hung Tu, Ke-Chih Chang
-
Publication number: 20110292331Abstract: A pixel structure includes a first and a second scan lines, a data line, a first insulating layer covering the first and the second scan lines and a portion of the data line and having a recess, a second insulating layer covering the first insulating layer, a capacitor electrode line covering the data line and the recess, a third insulating layer on the capacitor electrode line, a first active device electrically connected to the second scan line and the data line, a second active device electrically connected to the first active device and the first scan line, and a first and a second pixel electrodes electrically connected to the first and the second active devices, respectively. The portion of the data line and the first and the second scan lines are in the same layer. The recess is located at two sides of the portion of the data line.Type: ApplicationFiled: October 22, 2010Publication date: December 1, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Ke-Chih Chang, Kuo-Yu Huang, Yu-Cheng Chen, Tsan-Chun Wang
-
Publication number: 20110156038Abstract: An active device array substrate including a substrate, scan lines, data lines, active devices, a first dielectric layer, a common line, a second dielectric layer, a patterned conductive layer, a third dielectric layer, and pixel electrodes is provided. At least a part of the active devices are electrically connected to the scan lines and the data lines. The first dielectric layer covers the scan lines, the data lines and the active devices. The common line is disposed on the first dielectric layer. The second dielectric layer covers the common line and the first dielectric layer. The patterned conductive layer is disposed on the second dielectric layer. The third dielectric layer covers the patterned conductive layer and the second dielectric layer. The pixel electrodes are disposed on the third dielectric layer and electrically connected to the patterned conductive layer and the active devices.Type: ApplicationFiled: April 30, 2010Publication date: June 30, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Ching-Jung Yang, Ke-Chih Chang, Kuo-Yu Huang, Yu-Cheng Chen
-
Patent number: 7755735Abstract: A pixel structure of a liquid crystal display panel includes a scan line, a data line, a thin film transistor (TFT), a pixel electrode, a light-shielding pattern, and a common line. The data line includes a first data line section and a second data line section composed respectively of the first material layer and second material layer and electrically connected to each other through a plurality of contact plugs. In addition, the pixel electrode is electrically connected to a drain of the TFT, and the light-shielding pattern, which is a floating metal, is disposed over the first data line section. The common line, the light-shielding pattern, and the second data line section are composed of the same material layer.Type: GrantFiled: May 6, 2008Date of Patent: July 13, 2010Assignee: AU Optronics Corp.Inventors: Kuo-Yu Huang, Ke-Chih Chang
-
Publication number: 20090185089Abstract: A pixel structure of a liquid crystal display panel includes a scan line, a data line, a thin film transistor (TFT), a pixel electrode, a light-shielding pattern, and a common line. The data line includes a first data line section and a second data line section composed respectively of the first material layer and second material layer and electrically connected to each other through a plurality of contact plugs. In addition, the pixel electrode is electrically connected to a drain of the TFT, and the light-shielding pattern, which is a floating metal, is disposed over the first data line section. The common line, the light-shielding pattern, and the second data line section are composed of the same material layer.Type: ApplicationFiled: May 6, 2008Publication date: July 23, 2009Inventors: Kuo-Yu Huang, Ke-Chih Chang
-
Publication number: 20090153791Abstract: The chip on film structure for a liquid crystal display is disclosed. The chip on film structure includes a film substrate, a driver chip disposed on the film substrate, a plurality of the input pad, and a plurality of output pads. The input pads and the output pads are disposed on two opposite sides of the driver chip, and are electrically connect to the driver chip respectively. Each input pad comprises an extending portion extending from the input pads to a first cutting edge respectively, and a width of the extending portion is thinner than a width of the input pad, and the extending portions are cut along the first cutting edge.Type: ApplicationFiled: August 7, 2008Publication date: June 18, 2009Applicant: AU OPTRONICS CORP.Inventors: Ke-Chih Chang, Chih-Hsiang Yang, Sheng-Kai Hsu, Yi-Chih Huang, Ying-Chao Chen
-
Publication number: 20080018586Abstract: A drive circuit includes a drive unit coupling with data lines for receiving at least one clock signal and a first enable signal to generate a drive signal to drive data lines, and a delay unit electrically coupled with the drive unit for receiving the clock signal and the first enable signal and generating a second enable signal falling subsequent to the first enable signal in a predetermined time interval.Type: ApplicationFiled: April 12, 2007Publication date: January 24, 2008Applicant: AU OPTRONICS CORPORATIONInventors: Chih-Hsiang Yang, Ming-Hung Tu, Ke-Chih Chang