Patents by Inventor Keima Abe
Keima Abe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230384968Abstract: A storage device comprising a storage including a first pool area providing a physical area in units of first chunks of first size, and a second pool area providing a physical area in units of second chunks of second size smaller than the first size, and a controller. The controller counts a first count value indicating a number of first divided areas in which data is stored from among a plurality of the first divided areas obtained by dividing, by the second size, a virtual volume that has the first chunk allocated only to an area in which data is stored. In a case where a ratio of the first count value to a number of the first chunks allocated to the virtual volume is equal to or less than a first threshold, allocate the second chunk instead of the first chunk to the virtual volume.Type: ApplicationFiled: February 13, 2023Publication date: November 30, 2023Applicant: Fujitsu LimitedInventors: Keima ABE, Hidejirou DAIKOKUYA
-
Publication number: 20220222015Abstract: A storage system includes: a first storage control device; and a second storage control device, wherein, when receiving a switching instruction to switch a device in charge that controls the I/O processing for the logical storage area from the first storage control device to the second storage control device, the first storage control device performs first switching processing of notifying the second storage control device of a management device number that indicates the first storage control device as a device that manages the cache, and executing response processing to switch the device in charge, and when receiving a determination request as to whether data requested to be read from the logical storage area by a readout request hits the cache, the first storage control device determines whether the data hits the cache, and the second storage control device transmits the determination request to the first storage control device.Type: ApplicationFiled: September 20, 2021Publication date: July 14, 2022Applicant: FUJITSU LIMITEDInventors: Motohiro Sakai, Keima ABE, Takuro Kumabe, Hidejirou DAIKOKUYA, JIYU KUSHIHARA
-
Patent number: 11340974Abstract: A storage control device includes: an auxiliary cache memory that is a nonvolatile memory; a volatile memory; and a processor configured to execute a saving control process after a predetermined failure occurs, the saving control process being configured to (a) cause a writing control process to stop writing of data stored in the auxiliary cache memory to the storage medium, (b) secure, in the auxiliary cache memory, a storage region for storing the management information of the volatile memory, (c) generate a copy of management information of the volatile memory in the storage region, and (d) cause the writing control process to execute control to write first data stored in the volatile memory to the auxiliary cache memory or the storage medium based on the management information of the auxiliary cache memory.Type: GrantFiled: June 3, 2020Date of Patent: May 24, 2022Assignee: FUJITSU LIMITEDInventors: Keima Abe, Motohiro Sakai, Takuro Kumabe
-
Publication number: 20220151985Abstract: An immunostimulator that comprises a compound represented by general formula I (wherein n stands for an integer of 4-12) or a pharmacologically acceptable salt thereof as an active ingredient.Type: ApplicationFiled: March 26, 2020Publication date: May 19, 2022Inventors: Keima ABE, Hiroshi NISHIOKA, Sho TAKANO, Makiko TAKAHASHI, Hideyuki MATSUURA
-
Publication number: 20200409778Abstract: A storage control device includes: an auxiliary cache memory that is a nonvolatile memory; a volatile memory; and a processor configured to execute a saving control process after a predetermined failure occurs, the saving control process being configured to (a) cause a writing control process to stop writing of data stored in the auxiliary cache memory to the storage medium, (b) secure, in the auxiliary cache memory, a storage region for storing the management information of the volatile memory, (c) generate a copy of management information of the volatile memory in the storage region, and (d) cause the writing control process to execute control to write first data stored in the volatile memory to the auxiliary cache memory or the storage medium based on the management information of the auxiliary cache memory.Type: ApplicationFiled: June 3, 2020Publication date: December 31, 2020Applicant: FUJITSU LIMITEDInventors: Keima ABE, Motohiro Sakai, Takuro Kumabe
-
Patent number: 10712966Abstract: A storage control device includes a processor configured to receive access information indicating a start position and an end position of an access area in a first volume. The processor is configured to determine, based on one or more pieces of the received access information, whether a number of blocks in a cache area is reduced as a whole by changing a position of data in the first volume. The blocks are used in response to an access to the access area and correspond to one or more unit areas in the first volume. The one or more unit areas include the access area. The processor is configured to change the position of the data in the first volume upon determining that the number of the blocks in the cache area is reduced as a whole by changing the position of the data in the first volume.Type: GrantFiled: June 29, 2018Date of Patent: July 14, 2020Assignee: FUJITSU LIMITEDInventors: Keima Abe, Takuro Kumabe, Akihito Kobayashi, Motohiro Sakai
-
Patent number: 10664393Abstract: A memory includes a plurality of pages used as a cache area. A processor allocates a first storage resource to a first link indicating a first page group of the plurality of pages, and a second storage resource to a second link indicating a second page group of the plurality of pages. The processor uses the first and the second links, and processes access requests for accessing to the first and the second storage resources, in parallel.Type: GrantFiled: September 20, 2018Date of Patent: May 26, 2020Assignee: FUJITSU LIMITEDInventors: Takuro Kumabe, Motohiro Sakai, Keima Abe
-
Patent number: 10628048Abstract: A storage control device includes a processor configured to receive from a host device a write request for writing data into a memory device. The processor is configured to try to write the data into a cache memory. The processor is configured to select an operation mode of a write process for the write request from among a first mode and a second mode on the basis of whether a cache hit or a cache miss occurs at the trial. The processor is configured to return a response to the host device upon completion of writing the data into the cache memory without waiting for completion of the write process when the write process is performed in the first mode. The processor is configured to return a response to the host device upon completion of the write process when the write process is performed in the second mode.Type: GrantFiled: November 21, 2017Date of Patent: April 21, 2020Assignee: FUJITSU LIMITEDInventors: Takuro Kumabe, Motohiro Sakai, Keima Abe
-
Publication number: 20190155730Abstract: A memory includes a plurality of pages used as a cache area. A processor allocates a first storage resource to a first link indicating a first page group of the plurality of pages, and a second storage resource to a second link indicating a second page group of the plurality of pages. The processor uses the first and the second links, and processes access requests for accessing to the first and the second storage resources, in parallel.Type: ApplicationFiled: September 20, 2018Publication date: May 23, 2019Applicant: FUJITSU LIMITEDInventors: Takuro Kumabe, Motohiro Sakai, Keima ABE
-
Publication number: 20190018609Abstract: A storage control device includes a processor configured to receive access information indicating a start position and an end position of an access area in a first volume. The processor is configured to determine, based on one or more pieces of the received access information, whether a number of blocks in a cache area is reduced as a whole by changing a position of data in the first volume. The blocks are used in response to an access to the access area and correspond to one or more unit areas in the first volume. The one or more unit areas include the access area. The processor is configured to change the position of the data in the first volume upon determining that the number of the blocks in the cache area is reduced as a whole by changing the position of the data in the first volume.Type: ApplicationFiled: June 29, 2018Publication date: January 17, 2019Applicant: FUJITSU LIMITEDInventors: Keima ABE, Takuro Kumabe, Akihito Kobayashi, Motohiro Sakai
-
Publication number: 20180181318Abstract: A storage control device includes a processor configured to receive from a host device a write request for writing data into a memory device. The processor is configured to try to write the data into a cache memory. The processor is configured to select an operation mode of a write process for the write request from among a first mode and a second mode on the basis of whether a cache hit or a cache miss occurs at the trial. The processor is configured to return a response to the host device upon completion of writing the data into the cache memory without waiting for completion of the write process when the write process is performed in the first mode. The processor is configured to return a response to the host device upon completion of the write process when the write process is performed in the second mode.Type: ApplicationFiled: November 21, 2017Publication date: June 28, 2018Applicant: FUJITSU LIMITEDInventors: Takuro Kumabe, Motohiro Sakai, Keima Abe