Patents by Inventor Keita Izumi

Keita Izumi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240148335
    Abstract: An estimation apparatus acquires stance phases of both feet and estimates a risk of abnormality of a lower limb on the basis of the difference between the stance phases of the both feet.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Applicant: NEC Corporation
    Inventors: Chenhui HUANG, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Publication number: 20240148336
    Abstract: A risk estimation apparatus includes a data acquisition unit that acquires measured data of foot pressures of the left foot and the right foot obtained by sensors that are provided in shoes and measure the foot pressures, a stance phase identification unit that identifies a starting timing and an ending timing of a stance phase of each of the left foot and the right foot from the measured data of the foot pressures, and a risk estimation unit that estimates a risk of abnormality of a lower limb on the basis of asymmetry between the foot pressures of the left foot and the right foot during the stance phase.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Applicant: NEC Corporation
    Inventors: Chenhui HUANG, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Publication number: 20240148333
    Abstract: An estimation apparatus acquires stance phases of both feet and estimates a risk of abnormality of a lower limb on the basis of the difference between the stance phases of the both feet.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Applicant: NEC Corporation
    Inventors: Chenhui Huang, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Publication number: 20240148334
    Abstract: An estimation apparatus acquires stance phases of both feet and estimates a risk of abnormality of a lower limb on the basis of the difference between the stance phases of the both feet.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Applicant: NEC Corporation
    Inventors: Chenhui HUANG, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Publication number: 20240148337
    Abstract: A risk estimation apparatus includes a data acquisition unit that acquires measured data of foot pressures of the left foot and the right foot obtained by sensors that are provided in shoes and measure the foot pressures, a stance phase identification unit that identifies a starting timing and an ending timing of a stance phase of each of the left foot and the right foot from the measured data of the foot pressures, and a risk estimation unit that estimates a risk of abnormality of a lower limb on the basis of asymmetry between the foot pressures of the left foot and the right foot during the stance phase.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Applicant: NEC Corporation
    Inventors: Chenhui HUANG, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Publication number: 20240148338
    Abstract: A risk estimation apparatus includes a data acquisition unit that acquires measured data of foot pressures of the left foot and the right foot obtained by sensors that are provided in shoes and measure the foot pressures, a stance phase identification unit that identifies a starting timing and an ending timing of a stance phase of each of the left foot and the right foot from the measured data of the foot pressures, and a risk estimation unit that estimates a risk of abnormality of a lower limb on the basis of asymmetry between the foot pressures of the left foot and the right foot during the stance phase.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Applicant: NEC Corporation
    Inventors: Chenhui HUANG, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Patent number: 11925483
    Abstract: A risk estimation apparatus includes a data acquisition unit that acquires measured data of foot pressures of the left foot and the right foot obtained by sensors that are provided in shoes and measure the foot pressures, a stance phase identification unit that identifies a starting timing and an ending timing of a stance phase of each of the left foot and the right foot from the measured data of the foot pressures, and a risk estimation unit that estimates a risk of abnormality of a lower limb on the basis of asymmetry between the foot pressures of the left foot and the right foot during the stance phase.
    Type: Grant
    Filed: June 29, 2021
    Date of Patent: March 12, 2024
    Assignee: NEC CORPORATION
    Inventors: Chenhui Huang, Kenichiro Fukushi, Yusuke Sekiguchi, Haruki Yaguchi, Keita Honda, Shinichi Izumi, Dai Owaki
  • Patent number: 11918534
    Abstract: The present invention facilitates adjustment of the strength of an elastic orthotic that assists the movement of an orthotics user by whom the elastic orthotic is worn. This calculation device for calculating the optimum elastic strength of an elastic includes a storage unit in which elastic strength or kinematic properties established through experiments in which a plurality of people wear elastic orthotics are stored in advance, and a mathematical optimization processing unit that calculates the optimal elastic strength on the basis of a prescribed evaluation index on the basis of the kinematic limitations of an orthotics user and the elastic strength or kinetic properties.
    Type: Grant
    Filed: July 18, 2018
    Date of Patent: March 5, 2024
    Assignee: NEC CORPORATION
    Inventors: Kenichiro Fukushi, Yusuke Sekiguchi, Dai Owaki, Keita Honda, Shinichi Izumi
  • Patent number: 11150685
    Abstract: It is desirable to reduce power consumption without reducing a function in an electronic apparatus operating in a plurality of modes different in power consumption from one another. A processor operates in a normal mode, in which power consumption is higher, of two modes different in power consumption from each other, and stops operation in a power saving mode, in which the power consumption is lower, of the two modes. A control section outputs a power saving mode control command instructing an increase or decrease of a supply electric power to a digital circuit different from the processor in the power saving mode. A power source managing integrated circuit increases or decreases the supply electric power to the digital circuit in accordance with the power saving mode control command, and outputs the increased or decreased supply electric power.
    Type: Grant
    Filed: November 7, 2017
    Date of Patent: October 19, 2021
    Assignee: Sony Semiconductor Solutions Corporation
    Inventors: Keita Izumi, Toshimasa Shimizu, Katsumi Takaoka
  • Patent number: 10591953
    Abstract: The present disclosure relates to a signal processing apparatus and method that enables to reduce required power. In the signal processing apparatus, a RTC of a main chip and a RTC of a power supply chip are synchronized before power supply of the main chip is stopped, and the RTC of the main chip is synchronized with the time of the RTC of the power supply chip after the power supply of the main chip is restored. In this way, the RTC uses continuous time information before and after the stop. The present disclosure is capable of being applied to, for example, a GPS module in which a digital circuit includes a plurality of chips.
    Type: Grant
    Filed: May 20, 2016
    Date of Patent: March 17, 2020
    Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
    Inventors: Sotaro Ohara, Katsuyuki Tanaka, Katsumi Takaoka, Keita Izumi, Suguru Houchi, Gaku Hidai, Yutaka Takagi, Hideki Takahashi, Hideki Awata, Yasushi Katayama, Naoki Yoshimochi, Toshimasa Shimizu
  • Publication number: 20190235565
    Abstract: It is desirable to reduce power consumption without reducing a function in an electronic apparatus operating in a plurality of modes different in power consumption from one another. A processor operates in a normal mode, in which power consumption is higher, of two modes different in power consumption from each other, and stops operation in a power saving mode, in which the power consumption is lower, of the two modes. A control section outputs a power saving mode control command instructing an increase or decrease of a supply electric power to a digital circuit different from the processor in the power saving mode. A power source managing integrated circuit increases or decreases the supply electric power to the digital circuit in accordance with the power saving mode control command, and outputs the increased or decreased supply electric power.
    Type: Application
    Filed: November 7, 2017
    Publication date: August 1, 2019
    Inventors: Keita Izumi, Toshimasa Shimizu, Katsumi Takaoka
  • Publication number: 20180210487
    Abstract: The present disclosure relates to a signal processing apparatus and method that enables to reduce required power. In the signal processing apparatus, a RTC of a main chip and a RTC of a power supply chip are synchronized before power supply of the main chip is stopped, and the RTC of the main chip is synchronized with the time of the RTC of the power supply chip after the power supply of the main chip is restored. In this way, the RTC uses continuous time information before and after the stop. The present disclosure is capable of being applied to, for example, a GPS module in which a digital circuit includes a plurality of chips.
    Type: Application
    Filed: May 20, 2016
    Publication date: July 26, 2018
    Inventors: SOTARO OHARA, KATSUYUKI TANAKA, KATSUMI TAKAOKA, KEITA IZUMI, SUGURU HOUCHI, GAKU HIDAI, YUTAKA TAKAGI, HIDEKI TAKAHASHI, HIDEKI AWATA, YASUSHI KATAYAMA, NAOKI YOSHIMOCHI, TOSHIMASA SHIMIZU
  • Publication number: 20150121159
    Abstract: There is provided a semiconductor integrated circuit, including a test circuit, a plurality of signal cells, a power supply cell, and a control circuit. The test circuit performs a predetermined test on a test target circuit. A plurality of signal cells input an input signal into the test circuit and the test target circuit. The power supply cell supplies power to some of the plurality of signal cells in the test. The control circuit controls a value of the input signal from signal cells that include signal cells to which the power is not supplied and that are not used in the test, to be a predetermined value.
    Type: Application
    Filed: October 7, 2014
    Publication date: April 30, 2015
    Inventors: Keita Izumi, Katsumi Takaoka, Toshiyuki Kouchiyama, Syunsuke Hamashima, Kouichirou Ono
  • Patent number: 8750424
    Abstract: A signal receiving apparatus has: a radius identifying section configured to identify a radius representing a distance from an origin on an IQ plane of signal points each corresponding to a symbol obtained from a received signal modulated by adoption of an APSK modulation method; and a parameter outputting section configured to output a control parameter related to a demodulation or decoding process of the received signal on the basis of the identified radius.
    Type: Grant
    Filed: August 9, 2011
    Date of Patent: June 10, 2014
    Assignee: Sony Corporation
    Inventors: Tetsuhiro Futami, Keita Izumi
  • Patent number: 8424502
    Abstract: The present invention provides an intake manifold that improves the intake performance and has a reduced weight. The intake manifold includes a surge tank and intake pipes. Each intake pipe has an inlet port that is connected to the surge tank. The inlet ports are arranged along a flow direction of air drawn into the surge tank from the opening of the surge tank, and project into the surge tank along direction that intersects the flow direction. Each adjacent pair of the inlet ports are separated only by a single common pipe wall.
    Type: Grant
    Filed: March 30, 2010
    Date of Patent: April 23, 2013
    Assignees: Toyota Boshoku Kabushiki Kaisha, Fuji Jukogyo Kabushiki Kaisha
    Inventors: Minoru Takakuwa, Hideki Inaba, Keita Izumi
  • Patent number: 8406366
    Abstract: Disclosed herein is a synchronization circuit including: a first phase-locked loop circuit; a second phase-locked loop circuit; a first output circuit; a second output circuit; a first detection circuit; a second detection circuit; and a control circuit.
    Type: Grant
    Filed: April 28, 2010
    Date of Patent: March 26, 2013
    Assignee: Sony Corporation
    Inventors: Masayuki Hattori, Tetsuhiro Futami, Yuichi Hirayama, Keita Izumi
  • Publication number: 20120063549
    Abstract: A signal receiving apparatus has: a radius identifying section configured to identify a radius representing a distance from an origin on an IQ plane of signal points each corresponding to a symbol obtained from a received signal modulated by adoption of an APSK modulation method; and a parameter outputting section configured to output a control parameter related to a demodulation or decoding process of the received signal on the basis of the identified radius.
    Type: Application
    Filed: August 9, 2011
    Publication date: March 15, 2012
    Applicant: SONY CORPORATION
    Inventors: Tetsuhiro FUTAMI, Keita Izumi
  • Publication number: 20100303186
    Abstract: Disclosed herein is a synchronization circuit including: a first phase-locked loop circuit; a second phase-locked loop circuit; a first output circuit; a second output circuit; a first detection circuit; a second detection circuit; and a control circuit.
    Type: Application
    Filed: April 28, 2010
    Publication date: December 2, 2010
    Applicant: Sony Corporation
    Inventors: Masayuki Hattori, Tetsuhiro Futami, Yuichi Hirayama, Keita Izumi
  • Publication number: 20100242892
    Abstract: The present invention provides an intake manifold that improves the intake performance and has a reduced weight. The intake manifold includes a surge tank and intake pipes. Each intake pipe has an inlet port that is connected to the surge tank. The inlet ports are arranged along a flow direction of air drawn into the surge tank from the opening of the surge tank, and project into the surge tank along direction that intersects the flow direction. Each adjacent pair of the inlet ports are separated only by a single common pipe wall.
    Type: Application
    Filed: March 30, 2010
    Publication date: September 30, 2010
    Applicants: TOYOTA BOSHOKU KABUSHIKI KAISHA, FUJI JUKOGYO KABUSHIKI KAISHA
    Inventors: Minoru TAKAKUWA, Hideki INABA, Keita IZUMI