Patents by Inventor Keith A. Cox
Keith A. Cox has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210376831Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: ApplicationFiled: August 11, 2021Publication date: December 2, 2021Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer
-
Patent number: 11121711Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: GrantFiled: August 31, 2020Date of Patent: September 14, 2021Assignee: Apple Inc.Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer
-
Patent number: 11062673Abstract: The invention provides a technique for targeted scaling of the voltage and/or frequency of a processor included in a computing device. One embodiment involves scaling the voltage/frequency of the processor based on the number of frames per second being input to a frame buffer in order to reduce or eliminate choppiness in animations shown on a display of the computing device. Another embodiment of the invention involves scaling the voltage/frequency of the processor based on a utilization rate of the GPU in order to reduce or eliminate any bottleneck caused by slow issuance of instructions from the CPU to the GPU. Yet another embodiment of the invention involves scaling the voltage/frequency of the CPU based on specific types of instructions being executed by the CPU. Further embodiments include scaling the voltage and/or frequency of a CPU when the CPU executes workloads that have characteristics of traditional desktop/laptop computer applications.Type: GrantFiled: September 30, 2019Date of Patent: July 13, 2021Assignee: Apple Inc.Inventors: John G. Dorsey, James S. Ismail, Keith Cox, Gaurav Kapoor
-
Publication number: 20210157700Abstract: A device implementing adaptive memory performance control by thread group may include a memory and at least one processor. The at least one processor may be configured to execute a group of threads on one or more cores. The at least one processor may be configured to monitor a plurality of metrics corresponding to the group of threads executing on one or more cores. The metrics may include, for example, a core stall ratio and/or a power metric. The at least one processor may be configured to determine, based at least in part on the plurality of metrics, a memory bandwidth constraint with respect to the group of threads executing on the one or more cores. The at least one processor may be configured to, in response to determining the memory bandwidth constraint, increase a memory performance corresponding to the group of threads executing on the one or more cores.Type: ApplicationFiled: November 13, 2020Publication date: May 27, 2021Inventors: John G. DORSEY, Andrei DOROFEEV, Keith COX
-
Patent number: 11009938Abstract: In one embodiment, a system includes power management control that controls a duty cycle of a processor to manage power. The duty cycle may be the amount of time that the processor is powered on as a percentage of the total time. By frequently powering up and powering down the processor during a period of time, the power consumption of the processor may be controlled while providing the perception that the processor is continuously available. For example, the processor may be a graphics processing unit (GPU), and the period of time over which the duty cycle is managed may be a frame to be displayed on the display screen viewed by a user of the system.Type: GrantFiled: September 24, 2018Date of Patent: May 18, 2021Assignee: Apple Inc.Inventors: Patrick Y. Law, Robert A. Drebin, Keith Cox, James S. Ismail
-
Publication number: 20210028785Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: ApplicationFiled: August 31, 2020Publication date: January 28, 2021Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer
-
Patent number: 10895903Abstract: In an embodiment, an electronic device includes a package power zone controller. The device monitors the overall power consumption of multiple components of a “package.” The package power zone controller may detect workloads in which the package components (e.g. different types of processors, peripheral hardware, etc.) are each consuming relatively low levels of power, but the overall power consumption is greater than a desired target. The package power zone controller may implement various mechanisms to reduce power consumption in such cases.Type: GrantFiled: February 4, 2019Date of Patent: January 19, 2021Assignee: Apple Inc.Inventors: James S. Ismail, John M. Ananny, John G. Dorsey, Bryan R. Hinch, Aditya Venkataraman, Keith Cox, Inder M. Sodhi, Achmed R. Zahir
-
Patent number: 10879745Abstract: Various techniques for temperature management during inductive energy transfer are disclosed. A transmitter device and/or a receiver device can be turned off during energy transfer based on the temperature of the transmitter device and/or of the receiver device.Type: GrantFiled: July 2, 2018Date of Patent: December 29, 2020Assignee: APPLE INC.Inventors: Amaury J. Heresztyn, Keith Cox, Eric S. Jol, Jeffrey M. Alves, Jim C. Hwang, Jeffrey J. Terlizzi, John M. Ananny, Nagarajan Kalyanasundaram, Robert S. Parnell, Steven G. Herbst, Todd K. Moyer, Albert J. Golko, Frank Liang
-
Publication number: 20200379534Abstract: Systems and methods are disclosed for allocating and distributing power management budgets for subsystems (e.g., power usage clients) of a computer system. A power budget allocation subsystem may include a plurality of feedback branches having different associated time constants. Power usage clients with slower power response times may be provided power budgets based on a feedback branch having an associated longer time constant, while power usage clients with faster power response times may be provided with power budgets based on a feedback branch having an associated shorter time constant. The power budgets may be determined in the feedback branches based on power budgeting policies weighting the power budget of each subsystem relative to total power mitigation.Type: ApplicationFiled: June 1, 2020Publication date: December 3, 2020Inventors: Achmed R. Zahir, Diwakar N. Tundlam, James S. Ismail, Keith Cox, Reza Arastoo, Douglas A. MacKay, John M. Ananny, Michael Eng
-
Patent number: 10763859Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: GrantFiled: November 18, 2019Date of Patent: September 1, 2020Assignee: Apple Inc.Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer
-
Publication number: 20200273424Abstract: The invention provides a technique for targeted scaling of the voltage and/or frequency of a processor included in a computing device. One embodiment involves scaling the voltage/frequency of the processor based on the number of frames per second being input to a frame buffer in order to reduce or eliminate choppiness in animations shown on a display of the computing device. Another embodiment of the invention involves scaling the voltage/frequency of the processor based on a utilization rate of the GPU in order to reduce or eliminate any bottleneck caused by slow issuance of instructions from the CPU to the GPU. Yet another embodiment of the invention involves scaling the voltage/frequency of the CPU based on specific types of instructions being executed by the CPU. Further embodiments include scaling the voltage and/or frequency of a CPU when the CPU executes workloads that have characteristics of traditional desktop/laptop computer applications.Type: ApplicationFiled: September 30, 2019Publication date: August 27, 2020Applicant: Apple Inc.Inventors: John G. Dorsey, James S. Ismail, Keith Cox, Gaurav Kapoor
-
Publication number: 20200273826Abstract: Replaceable contact pads of end effectors are provided. The contact pads support substrates in electronic device manufacturing. The contact pad includes a contact pad head having a contact surface configured to contact a substrate, a shaft coupled to the contact pad head, the shaft including a shaft indent formed between an underside of the contact pad head and a shaft end, and a circular securing member received around the shaft and seated in the shaft indent and configured to secure the contact pad to the end effector body. End effectors including replaceable contact pads and maintenance methods are described, as are additional aspects.Type: ApplicationFiled: February 24, 2020Publication date: August 27, 2020Inventors: Whitney Kroetz, Damon Keith Cox, Leon Volfovski, Jeffrey C. Hudgens, Balamurali Murugaraj
-
Publication number: 20200162077Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: ApplicationFiled: November 18, 2019Publication date: May 21, 2020Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer
-
Patent number: 10555436Abstract: An electronic device may have electrical components that produce heat during operation. An electronic device may also be heated by sunlight incident on the device. A thermal management model may take into account device structures such as housing materials in modeling the thermal behavior of the device. Temperature sensors in the device may be used to measure internal temperatures. The model may use temperature measurements and other data such as environmental data measured with sensors in predicting temperatures for one or more regions in a device. In response to prediction of a temperature greater than a predetermined threshold, the device may take remedial action to avoid overheating. Remedial action may include adjusting electrical components so that they produce less heat, activating a heat blocking component such as an electronic shutter, and reducing communications activity levels and other software activity levels.Type: GrantFiled: September 2, 2015Date of Patent: February 4, 2020Assignee: Apple Inc.Inventors: Nagarajan Kalyanasundaram, Keith Cox, John M. Ananny, Gaurav Kapoor, Amaury J. Heresztyn
-
Publication number: 20190369693Abstract: In an embodiment, an electronic device includes a package power zone controller. The device monitors the overall power consumption of multiple components of a “package.” The package power zone controller may detect workloads in which the package components (e.g. different types of processors, peripheral hardware, etc.) are each consuming relatively low levels of power, but the overall power consumption is greater than a desired target. The package power zone controller may implement various mechanisms to reduce power consumption in such cases.Type: ApplicationFiled: February 4, 2019Publication date: December 5, 2019Inventors: James S. Ismail, John M. Ananny, John G. Dorsey, Bryan R. Hinch, Aditya Venkataraman, Keith Cox, Inder M. Sodhi, Achmed R. Zahir
-
Patent number: 10483974Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: GrantFiled: September 24, 2018Date of Patent: November 19, 2019Assignee: Apple Inc.Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer
-
Publication number: 20190346903Abstract: In an embodiment, a system includes multiple power management mechanism operating in different time domains (e.g. with different bandwidths) and control circuitry that is configured to coordinate operation of the mechanisms. If one mechanism is adding energy to the system, for example, the control circuitry may inform another mechanism that the energy is coming so that the other mechanism may not take as drastic an action as it would if no energy were coming. If a light workload is detected by circuitry near the load, and there is plenty of energy in the system, the control circuitry may cause the power management unit (PMU) to generate less energy or even temporarily turn off. A variety of mechanisms for the coordinated, coherent use of power are described.Type: ApplicationFiled: July 23, 2019Publication date: November 14, 2019Inventors: Joseph T. DiBene, II, Inder M. Sodhi, Keith Cox, Gerard R. Williams, III
-
Patent number: 10431181Abstract: The invention provides a technique for targeted scaling of the voltage and/or frequency of a processor included in a computing device. One embodiment involves scaling the voltage/frequency of the processor based on the number of frames per second being input to a frame buffer in order to reduce or eliminate choppiness in animations shown on a display of the computing device. Another embodiment of the invention involves scaling the voltage/frequency of the processor based on a utilization rate of the GPU in order to reduce or eliminate any bottleneck caused by slow issuance of instructions from the CPU to the GPU. Yet another embodiment of the invention involves scaling the voltage/frequency of the CPU based on specific types of instructions being executed by the CPU. Further embodiments include scaling the voltage and/or frequency of a CPU when the CPU executes workloads that have characteristics of traditional desktop/laptop computer applications.Type: GrantFiled: March 28, 2017Date of Patent: October 1, 2019Assignee: Apple Inc.Inventors: John G. Dorsey, James S. Ismail, Keith Cox, Gaurav Kapoor
-
Patent number: 10423209Abstract: In an embodiment, a system includes multiple power management mechanism operating in different time domains (e.g. with different bandwidths) and control circuitry that is configured to coordinate operation of the mechanisms. If one mechanism is adding energy to the system, for example, the control circuitry may inform another mechanism that the energy is coming so that the other mechanism may not take as drastic an action as it would if no energy were coming. If a light workload is detected by circuitry near the load, and there is plenty of energy in the system, the control circuitry may cause the power management unit (PMU) to generate less energy or even temporarily turn off. A variety of mechanisms for the coordinated, coherent use of power are described.Type: GrantFiled: February 13, 2017Date of Patent: September 24, 2019Assignee: Apple Inc.Inventors: Joseph T. DiBene, II, Inder M. Sodhi, Keith Cox, Gerard R. Williams, III
-
Publication number: 20190052271Abstract: In an embodiment, a system includes a plurality of functional circuits, a power supply circuit, and a power management circuit. The power supply circuit may generate a shared power signal coupled to each of the functional circuits, and to generate a plurality of adjustable power signals. One adjustable power signal may be coupled to a particular functional circuit of the functional circuits. The power management circuit may a request to the power supply circuit to change a voltage level of the one particular adjustable power signal from a first voltage to a second voltage. The particular functional circuit may couple a respective power node for a sub-circuit of the particular functional circuit to either of the shared power signal or the particular adjustable power signal. The particular functional circuit may also be configured to maintain an operational voltage level on the power node.Type: ApplicationFiled: September 24, 2018Publication date: February 14, 2019Inventors: Keith Cox, Victor Zyuban, Norman J. Rohrer