Patents by Inventor Keith E. Barton

Keith E. Barton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7560692
    Abstract: A high quality electron microscopy sample suitable for electron holography is prepared by forming markers filled with TEOS oxide and by repeatedly applying multiple coats of an adhesive followed by a relatively low temperature cure after each application. The TEOS oxide marker is readily visible during the polish, has a similar polish rate as a semiconductor material, and reduces contamination during sample preparation. The repeated application of adhesives separated by relatively low temperature cures increases the adhesive strength of the adhesive material to the semiconductor material without making it too brittle. This results in an improved control and yield of the sample preparation process.
    Type: Grant
    Filed: December 28, 2006
    Date of Patent: July 14, 2009
    Assignees: International Business Machines Corporation, Dongbu Electronics Co., Ltd.
    Inventors: Keith E. Barton, Steven H. Boettcher, John G. Gaudiello, Leon J. Kimball, Yun-Yu Wang
  • Patent number: 7504337
    Abstract: Methods of uniformly delayering an IC chip are disclosed. One embodiment includes: performing an ash on the wafer including an Al layer thereof and etching the Al layer; polishing an edge of the wafer using a slurry including an approximately 30 ?m polishing particles; removing the aluminum layer and at least one metal layer by polishing using a slurry including approximately 9 ?m diamond polishing particles and a non-abrasive backside of a polishing sheet; removing any remaining metal layers to a first metal layer by polishing using a slurry including approximately 3 ?m diamond polishing particles and the non-abrasive backside of a polishing sheet; removing any scratches by polishing using a slurry including approximately 1 ?m diamond polishing particles and the non-abrasive backside of a polishing sheet; and removing the first metal layer to a polyconductor layer by polishing using a colloidal slurry including approximately 0.25 ?m diamond polishing particles.
    Type: Grant
    Filed: March 23, 2007
    Date of Patent: March 17, 2009
    Assignee: International Business Machines Corporation
    Inventors: Keith E. Barton, Thomas A. Bauer, Stanley J. Klepeis, John A. Miller, Yun-Yu Wang
  • Publication number: 20080233751
    Abstract: Methods of uniformly delayering an IC chip are disclosed. One embodiment includes: performing an ash on the wafer including an Al layer thereof and etching the Al layer; polishing an edge of the wafer using a slurry including an approximately 30 ?m polishing particles; removing the aluminum layer and at least one metal layer by polishing using a slurry including approximately 9 ?m diamond polishing particles and a non-abrasive backside of a polishing sheet; removing any remaining metal layers to a first metal layer by polishing using a slurry including approximately 3 ?m diamond polishing particles and the non-abrasive backside of a polishing sheet; removing any scratches by polishing using a slurry including approximately 1 ?m diamond polishing particles and the non-abrasive backside of a polishing sheet; and removing the first metal layer to a polyconductor layer by polishing using a colloidal slurry including approximately 0.25 ?m diamond polishing particles.
    Type: Application
    Filed: March 23, 2007
    Publication date: September 25, 2008
    Inventors: Keith E. Barton, Thomas A. Bauer, Stanley J. Klepeis, John A. Miller, Yun-Yu Wang
  • Publication number: 20080156987
    Abstract: A high quality electron microscopy sample suitable for electron holography is prepared by forming markers filled with TEOS oxide and by repeatedly applying multiple coats of an adhesive followed by a relatively low temperature cure after each application. TEOS oxide marker is readily visible during the polish, has a similar polish rate as semiconductor material, and reduces contamination during the sample preparation. The repeated application of adhesives separated by relatively low temperature cures increases the adhesive strength of the adhesive material to the semiconductor material without making it too brittle. This results in an improved control and yield of the sample preparation process.
    Type: Application
    Filed: December 28, 2006
    Publication date: July 3, 2008
    Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Keith E. Barton, Steven H. Boettcher, John G. Gaudiello, Leon J. Kimball, Yun Yu Wang
  • Patent number: 7079381
    Abstract: An aligning apparatus comprising: a back plane, the back plane comprising at least one back plane connector; at least one daughter card, the daughter card comprising: a lower edge, the lower edge comprising a scalloped surface proximal to a rear surface of the lower edge, and a ramped surface proximal to a front surface of the lower edge; and a daughter card connector, the daughter card connector configured to be removably connectable to the back plane connector; and at least two guide rails extending from the back plane, the guide rail comprising a rear ramp and a front ramp. A method of aligning a daughter card to a back plane, the method comprising: sliding the daughter card towards the back plane; lifting the front end of the daughter; lifting the back end of the daughter card after lifting the front end of the daughter card; and providing the back end of the daughter card with a degree of freedom to lift and lower in order to align to the back plane, after lifting the back end of the daughter card.
    Type: Grant
    Filed: January 7, 2004
    Date of Patent: July 18, 2006
    Assignee: International Business Machines Corporation
    Inventors: George W. Brehm, Keith E. Barton, John J. Loparco, Robert K. Mullady, John G. Torok