Patents by Inventor Ken Jaramillo

Ken Jaramillo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 6785854
    Abstract: A system and method facilitates simplified debugging of internal component scan testing. In an example embodiment, a TAP controlled internal scan test intermediate debugging system includes an intermediate TAP controller internal scan test system, design circuit blocks, a scan test chain primary input pin, a scan test chain final output pin. The components of the intermediate TAP controlled internal scan test debugging system cooperatively operate to facilitate debugging of faults through extraction of intermediate scan test chain signals. The intermediate TAP controller internal scan test system transmits an indicated intermediate scan test chain signal off of the IC as a TAP test data out (TDO) signal. The intermediate TAP controller internal scan test system utilizes an internal scan observe register to store information indicating which intermediate internal scan test chain signal to forward as a TAP TDO signal.
    Type: Grant
    Filed: October 2, 2000
    Date of Patent: August 31, 2004
    Assignee: Koninklijke Philips Electronics N.V.
    Inventors: Ken Jaramillo, Prasad Vajjhala
  • Patent number: 6598104
    Abstract: The present invention comprises a smart retry system for agents in a computer system. The smart retry system of the present invention includes a master agent, a slave agent, an arbiter, and smart retry logic components, all adapted to be coupled to a bus. The bus permits agents coupled to the bus to communicate with the arbiter and other agents coupled to the PCI bus. The smart retry logic component of the present invention prevents a PCI master agent from accessing the bus for the purpose of attempting a retry transaction, until after the slave agent that issued the retry is ready.
    Type: Grant
    Filed: December 13, 2001
    Date of Patent: July 22, 2003
    Assignee: Koninklijke Philips Electronics N.V.
    Inventors: Ken Jaramillo, Carl J. Knudsen
  • Publication number: 20030093608
    Abstract: The invention provides a high speed PCI-to-PCI bridge structure and method of use thereof. One embodiment provides a first bus (240) adapted to facilitate data transfer, a second bus (215) adapted to facilitate data transfer, and a bridge (350) that couples the first bus to the second bus. The bridge is adapted to perform memory read, memory read line, and memory read multiple commands (from the first bus to the second bus). Advantageously, the bridge (350) responds to the memory read multiple command differently than either the memory read or the memory read line command.
    Type: Application
    Filed: November 9, 2001
    Publication date: May 15, 2003
    Inventors: Ken Jaramillo, Shih Ho Wu, Frank Ahern
  • Patent number: 6560663
    Abstract: A system for preventing bus contention in a multifunction integrated circuit under testing. The system is implemented in an integrated circuit adapted to accept a series of test inputs operable for testing the functionality of the integrated circuit. The integrated circuit includes at least one bus for communicatively coupling the multiple functional blocks. At least a first functional block and a second functional block included in the integrated circuit, the first functional block and the second functional block both coupled to the bus and coupled to accept the test inputs. An output enable controller is also included in the integrated circuit. The output enable controller is coupled to the second functional block and is operable to disable at least one output of the second functional block if a corresponding output of the first functional block is activated.
    Type: Grant
    Filed: September 2, 1999
    Date of Patent: May 6, 2003
    Assignee: Koninklijke Philips Electronics N.V.
    Inventors: Brian Logsdon, Franklyn H. Story, Ken Jaramillo, Subramanian Meiyappan
  • Patent number: 6523075
    Abstract: A system for preventing bus contention in a multifunction integrated circuit during testing. The system is implemented in an integrated circuit adapted to accept a series of test inputs operable for testing the functionality of the integrated circuit. The integrated circuit includes at least one bus for communicatively coupling the multiple functional blocks. At least a first functional block and a second functional block included in the integrated circuit, the first functional block and the second functional block both coupled to the bus and coupled to accept the test inputs. A bus arbiter is also included in the integrated circuit for granting ownership of the bus. The bus arbiter is operable to disable at least one output of the second functional block if a corresponding output of the first functional block is activated by using a bus grant signal generated for the first functional block.
    Type: Grant
    Filed: September 2, 1999
    Date of Patent: February 18, 2003
    Assignee: Koninklijke Philips Electronics N.V.
    Inventors: Ken Jaramillo, Brian Logsdon, Franklyn H. Story, Subramanian Meiyappan
  • Patent number: 6397279
    Abstract: The present invention comprises a smart retry system for agents in a computer system. The smart retry system of the present invention includes a master agent, a slave agent, an arbiter, and smart retry logic components, all adapted to be coupled to a bus. The bus permits agents coupled to the bus to communicate with the arbiter and other agents coupled to the PCI bus. The smart retry logic component of the present invention prevents a PCI master agent from accessing the bus for the purpose of attempting a retry transaction, until after the slave agent that issued the retry is ready.
    Type: Grant
    Filed: January 7, 1998
    Date of Patent: May 28, 2002
    Assignee: VLSI Technology, Inc.
    Inventors: Ken Jaramillo, Carl J. Knudsen
  • Patent number: 6301632
    Abstract: The present invention is a direct access bridge for translating messages between a first protocol and a second protocol via a first component interface and a second component interface. The first and second component interfaces are adapted to respectively couple to a first and second protocol bus. The first component interface is also coupled to the second component interface. The first component interface is further adapted to transmit and receive data and fundamental message information to and from a first component via the first protocol bus using the first protocol. The second component interface transmits and receives the data and the fundamental message information to and from the second protocol bus in accordance with the second protocol. Similarly, the second component interface and the first component interface transform the data and fundamental message information from the first protocol to the second protocol and vice versa between the first and second bus.
    Type: Grant
    Filed: March 26, 1999
    Date of Patent: October 9, 2001
    Assignee: VLSI Technology, Inc.
    Inventor: Ken Jaramillo
  • Patent number: 6178477
    Abstract: The present invention comprises a system for implementing pseudo delayed transactions through a bridge in order to guarantee access to a shared device. The system of the present invention functions in a computer system having a plurality of busses, including a first bus on one side of a bridge and a second bus on another side of the bridge. A first initiator device and a second initiator device are coupled to the first bus. The first and second initiator devices are both adapted to request ownership of the first bus and receive a respective first and second grant signal responsive thereto. A target device is coupled to the second bus. The bridge is coupled to the first bus and the second bus. The bridge is adapted to implement data transactions between the target device and the first device or the second device.
    Type: Grant
    Filed: October 9, 1997
    Date of Patent: January 23, 2001
    Assignee: VLSI Technology, Inc.
    Inventors: Ken Jaramillo, Carl Knudsen
  • Patent number: 6073200
    Abstract: A system is delineated comprising, in combination, an integrated circuit having N internal masters coupled to a buried, internal bus, and register circuitry coupled to the buried, internal bus and having an output providing status data for each of the N internal masters. The output from the register circuitry is directly coupled to a processor for permitting the processor to monitor request and grant status for each internal master, thereby allowing the processor to keep track of which, if any, of the internal masters attempt to "hog" the internal, buried bus. Additionally, the processor can set enabling registers located in the register circuitry to one value for permitting properly operating internal masters to have access to the internal, buried bus, and to another value to disable one or more "hogging" internal masters from accessing the internal, buried bus. The system further includes N external devices coupled, on a one-to-one basis, to the N internal masters.
    Type: Grant
    Filed: January 27, 1998
    Date of Patent: June 6, 2000
    Assignee: VLSI Technology, Inc.
    Inventors: Carl John Knudsen, Ken Jaramillo
  • Patent number: 6016528
    Abstract: The present invention comprises a priority arbitration system for interfacing a plurality of PCI agents coupled to a peripheral component interconnect (PCI) bus such that high priority PCI agents are satisfied without starving low priority PCI agents. The system of the present includes a PCI bus adapted to transmit data signals. At least one high priority PCI agent is coupled to the PCI bus. At least one low priority PCI agent is coupled to the PCI bus. An arbiter is coupled to the high priority PCI agent and the low priority PCI agent via the PCI bus. The arbiter grants ownership of the PCI bus to the high priority PCI agent prior to granting ownership to the low priority PCI agent. After being granted ownership, the high priority PCI agent becomes an interim low priority PCI agent. The low priority PCI agent is accorded a higher priority by the arbiter than the interim low priority PCI agent.
    Type: Grant
    Filed: October 29, 1997
    Date of Patent: January 18, 2000
    Assignee: VlSI Technology, Inc.
    Inventors: Ken Jaramillo, David Gerard Spaniol
  • Patent number: 5884052
    Abstract: The present invention comprises a smart retry system for a PCI (peripheral component interconnect) agent in a PCI bus system. The system of the present invention includes an initiator PCI agent and a retry delay register coupled to the initiator PCI agent. The initiator PCI agent is adapted to couple to a PCI bus to communicate with a target PCI agent, via the PCI bus, by initiating a data transaction. The retry delay register is coupled to the PCI agent and the PCI bus. The retry delay register is adapted to receive a delay input via the PCI bus. The delay input describes a latency period of the target PCI agent, wherein the latency period is the amount of the delay. The retry delay register couples the delay input to the initiator PCI agent such that the initiator PCI agent initiates a retry at the expiration of the latency period of the target PCI agent in order to efficiently execute an access to the target PCI agent.
    Type: Grant
    Filed: July 14, 1997
    Date of Patent: March 16, 1999
    Assignee: VLSI Technology, Inc.
    Inventors: Peter Chambers, Ken Jaramillo