Abstract: An electrochemical cell is provided whose cathode includes a graphite mixture having regular graphite and modified graphite having an average surface area greater than that of the regular graphite. The modified graphite has an aspect ratio greater than or equal to 1.2, and may be present at a concentration less than 25% relative to the graphite mixture.

Abstract: A method is provided for using twisted bit or signal lines and routing restrictions on the logic signal lines to pass logic signals over an on-chip memory. In one embodiment, the memory array includes complementary bitlines which are provided with periodic twists, and the logic signal routing is restricted in that logic signals are either routed perpendicular to the bit lines, or they are routed parallel to the bit lines in such a manner as to ensure equal coupling to both B and B'. The equal coupling is provided by either restricting the length of the logic signal line segment to an integral number of twist wavelengths, or by placing the logic signal line segment so that its midpoint rests on a twist centerline. In another embodiment, the memory array includes bitlines running parallel to a bitline axis, and complementary logic signal lines are routed in pairs.