Patents by Inventor Kendra Nguyen
Kendra Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7696912Abstract: A switching voltage regulator includes, in part, N output stages, a loop ADC, a multiplexer, a current ADC, and an interrupt block. The loop analog-to-digital converter receives the N output voltages each of which is associated with one of N channels. The loop ADC is adapted to vary a duty cycle of N signals each applied to one of the N output stages that generate the N output voltages. The interrupt block is adapted to enable the multiplexer to couple an output stage to the current ADC if a difference between voltages sensed at an output stage during at least two sampling times exceeds a predefined threshold value. The interrupt block may also be adapted to enable the multiplexer to couple an output stage to the current ADC block if a difference between a voltage sensed at the output stage and a reference voltage exceeds a predefined threshold value.Type: GrantFiled: May 2, 2008Date of Patent: April 13, 2010Assignee: Exar CorporationInventors: Dimitry Goder, Zongqi Hu, Kendra Nguyen
-
Publication number: 20090273498Abstract: A switching voltage regulator includes, in part, N output stages, a loop ADC, a multiplexer, a current ADC, and an interrupt block. The loop analog-to-digital converter receives the N output voltages each of which is associated with one of N channels. The loop ADC is adapted to vary a duty cycle of N signals each applied to one of the N output stages that generate the N output voltages. The interrupt block is adapted to enable the multiplexer to couple an output stage to the current ADC if a difference between voltages sensed at an output stage during at least two sampling times exceeds a predefined threshold value. The interrupt block may also be adapted to enable the multiplexer to couple an output stage to the current ADC block if a difference between a voltage sensed at the output stage and a reference voltage exceeds a predefined threshold value.Type: ApplicationFiled: May 2, 2008Publication date: November 5, 2009Applicant: Exar CorporationInventors: Dimitry Goder, Zongqi Hu, Kendra Nguyen
-
Patent number: 7284167Abstract: A method is discussed for providing programmable test conditions for a built-in self test circuit of a flash memory device. The method comprises providing a BIST interface adapted to adjust a test condition used in a BIST circuit, providing the memory cells of the Flash memory device, and providing the BIST circuit adapted to test the flash memory. The method further comprises communicating with the BIST interface one or more global variables associated with the test condition, adjusting the test condition used by the BIST circuit based on the values represented by the global variables, performing one or more test operations on the flash memory in accordance with the adjusted test condition, and reporting the results of the memory test operations. The method of the present invention may further include a serial communications medium and the use of a serial test protocol for communicating the global variables to the BIST interface and test results from the interface.Type: GrantFiled: January 24, 2005Date of Patent: October 16, 2007Assignee: Spansion LLCInventors: Mimi Lee, Darlene Hamilton, Ken Cheong Cheah, Kendra Nguyen, Xin Guo
-
Publication number: 20060168491Abstract: A method is discussed for providing programmable test conditions for a built-in self test circuit of a flash memory device. The method comprises providing a BIST interface adapted to adjust a test condition used in a BIST circuit, providing the memory cells of the Flash memory device, and providing the BIST circuit adapted to test the flash memory. The method further comprises communicating with the BIST interface one or more global variables associated with the test condition, adjusting the test condition used by the BIST circuit based on the values represented by the global variables, performing one or more test operations on the flash memory in accordance with the adjusted test condition, and reporting the results of the memory test operations. The method of the present invention may further include a serial communications medium and the use of a serial test protocol for communicating the global variables to the BIST interface and test results from the interface.Type: ApplicationFiled: January 24, 2005Publication date: July 27, 2006Inventors: Mimi Lee, Darlene Hamilton, Ken Cheah, Kendra Nguyen, Xin Guo
-
Patent number: 6957297Abstract: A method for operating a flash memory includes, in response to a received operation command, initiating an embedded operation of the flash memory and subsequently, during execution of the embedded operation, in response to a received read command, initiating a burst read operation of the flash memory.Type: GrantFiled: June 23, 2003Date of Patent: October 18, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Lee E. Cleveland, Kendra Nguyen
-
Patent number: 6654848Abstract: A method for operating a flash memory includes, in response to a received operation command, initiating an embedded operation of the flash memory and subsequently, during execution of the embedded operation, in response to a received read command, initiating a burst read operation of the flash memory.Type: GrantFiled: September 15, 2000Date of Patent: November 25, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Lee E. Cleveland, Kendra Nguyen
-
Patent number: 6621761Abstract: A burst mode architecture to provide burst mode access to a plurality of data words in a flash memory is described. The burst mode architecture includes a first circuit, a control circuit coupled to the first circuit, and a data buffer selectively coupled to the first circuit by the control circuit. The first circuit accesses a plurality of data words, beginning with an initial access of a first data word and a second data word. The control circuit generates a timing signal having pulses and a second signal. The second signal is generated upon completion of the initial access of the first data word and the second data word. The first circuit follows the initial access with subsequent accesses of the plurality of data words responsively to the second signal and the timing signal.Type: GrantFiled: April 9, 2001Date of Patent: September 16, 2003Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Takao Akaogi, Lee Cleveland, Kendra Nguyen
-
Patent number: 6507527Abstract: A method of charging a data line to a desired voltage level prior to the data line being sensed in a low power memory device by discharging the data line from a voltage level above the desired voltage level to approximately the desired voltage level. By using N-type transistors to discharge the data line to the desired voltage level, the voltage level can be reached faster with cheaper components.Type: GrantFiled: October 27, 2000Date of Patent: January 14, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Lee Cleveland, Jin-Lien Lin, Takao Akaogi, Ali Al-Shamma, Boon Tang Teh, Kendra Nguyen, Yong Kim
-
Patent number: 6377488Abstract: A non-volatile semiconductor memory device comprising a memory array, the memory array divided into a plurality of sectors, each sector comprising a plurality of memory cells, which can be electrically erased, and an erase-verify circuit, capable of simultaneously erasing multiple memory sectors. The erase-verify circuit simultaneously erases a plurality memory sectors, and verifies that the memory cells in a selected memory sector of the plurality of memory sectors is erased. When it determines that the selected memory sector is not erased, it again erases the plurality of memory sectors and again verifies whether the selected memory sector is erased. The erasing of the plurality of memory sectors is repeated until it is verified that the memory cells in the selected memory sector is erased.Type: GrantFiled: August 24, 2000Date of Patent: April 23, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Yong Kim, Kendra Nguyen
-
Patent number: 6351420Abstract: A voltage boost circuit (111) for a flash memory (100) includes a boosting circuit (110), which is capable of boosting a portion of a power supply voltage (VCC) of the flash memory to a word line voltage level adequate for accessing a core cell in a core cell array (102) of the memory. The voltage boost circuit further includes a balancing or clamping circuit (112) for providing a nonzero adjustment voltage (VCL) to the boosting circuit to reduce the portion of the supply voltage that is available for boosting by the boosting circuit when the power supply voltage exceeds a certain value.Type: GrantFiled: June 16, 2000Date of Patent: February 26, 2002Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Takao Akaogi, Ali K. Al-Shamma, Lee Edward Cleveland, Yong Kim, Jin-Lien Lin, Boon Tang Teh, Kendra Nguyen
-
Patent number: 6347052Abstract: A flash memory having word line decoding and selection architecture is described. The flash memory include first and second sectors of memory cells, first and second local driver circuits, first, second and third decoding circuits, and a driving circuit. The first sectors of first memory cells include a first plurality of word lines coupled to the first memory cells, each being capable of being a first selected word line. The second sectors of second memory cells include a similar Local driver circuits are independently coupled to each word line of the first and second pluralities of word lines of the first sectors. Each decoding circuits comprise a first and a second side of decoding circuitry. The first side of decoding circuitry activates a first selected plurality of local driver circuits and the second side of decoding circuitry activates a second selected plurality of local driver circuits.Type: GrantFiled: October 17, 2000Date of Patent: February 12, 2002Assignees: Advanced Micro Devices Inc., Fujitsu LimitedInventors: Takao Akaogi, Ali K. Al-Shamma, Lee Cleveland, Yong Kim, Jin-Lien Lin, Kendra Nguyen, Boon Tang Teh
-
Publication number: 20020012278Abstract: A burst mode architecture to provide burst mode access to a plurality of data words in a flash memory is described. The burst mode architecture includes a first circuit, a control circuit coupled to the first circuit, and a data buffer selectively coupled to the first circuit by the control circuit. The first circuit accesses a plurality of data words, beginning with an initial access of a first data word and a second data word. The control circuit generates a timing signal having pulses and a second signal. The second signal is generated upon completion of the initial access of the first data word and the second data word. The first circuit follows the initial access with subsequent accesses of the plurality of data words responsively to the second signal and the timing signal.Type: ApplicationFiled: April 9, 2001Publication date: January 31, 2002Applicant: Advanced Micro Devices, Inc. and Fujitsu LimitedInventors: Takao Akaogi, Lee Cleveland, Kendra Nguyen
-
Patent number: 6285583Abstract: A flash memory device (100) includes a core cell array including two banks (194, 196) of core cells and address decoding circuitry (112, 114, 118, 120) and a write protect circuit. The write protect circuit includes sector write protect circuits (210) associated with respective sectors (202) of the core cell array in storing write protect data for the associated sector. The write protect circuit further includes a switch circuit (404) which selects one sector write protect signal in response to a write select signal to produce a combined write protect signal. The write protect circuit further includes an output circuit (406) coupled to the switch circuit to produce a sector write protect signal.Type: GrantFiled: February 17, 2000Date of Patent: September 4, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Lee Edward Cleveland, Kendra Nguyen
-
Patent number: 6243316Abstract: A voltage boost circuit (111) for a memory (100) includes a boosting circuit (110) which is coupled to a boosted node (120) to boost a word line voltage for accessing a core cell of the memory. The voltage boost circuit further includes a reset circuit (112) coupled to the boosted node and including a switchable zero-threshold transistor (202) for resetting the boosted node to a reset voltage (VCC).Type: GrantFiled: February 9, 2000Date of Patent: June 5, 2001Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Takao Akaogi, Ali K. Al-Shamma, Lee Edward Cleveland, Yong Kim, Jin-Lien Lin, Boon Tang Teh, Kendra Nguyen
-
Patent number: 6240040Abstract: An address buffering and decoding architecture for a multiple bank (or N bank) simultaneous operation flash memory is described. For the duration of a read operation at one bank of the N banks, a write operation can only be performed on any one of the other N-1 banks. For the duration of a write operation at one bank of the N banks, a read operation can only be performed on any one of the other N-1 banks. The address buffering and decoding architecture includes a control logic circuit, an address selection circuit located at each of the N banks, and address buffer circuitry. The control logic circuit is used to generate N read select signals to select one bank of the N banks for a read operation and N write select signals to select another bank of the N banks for a write operation. Each address selection circuit is configured to receive from the control logic circuit a respective one of the N read select signals and a respective one of the N write select signals.Type: GrantFiled: March 15, 2000Date of Patent: May 29, 2001Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Takao Akaogi, Lee Edward Cleveland, Kendra Nguyen
-
Patent number: 6229735Abstract: A burst read mode operation is provided that boosts the voltage of a word line while the bit lines of the row are selected for reading. When the column group address bits read the last column group of cells in the row, a pulse signal is generated which temporarily reduces the boosted voltage to allow the X-decoder to select the next word line. An alternative delay element is also provided which generates an ATD pulse with a longer duration when the column group address bits are at the end of a row and a shorter duration pulse at other times.Type: GrantFiled: August 11, 2000Date of Patent: May 8, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Takao Akaogi, Kendra Nguyen, Yong Kim, Lee Cleveland