Patents by Inventor Kenichi Origasa
Kenichi Origasa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9549135Abstract: A solid-state imaging device includes: a plurality of unit cells each including at least one light receiving unit and an amplifying transistor which outputs an amplified signal corresponding to an amount of the signal charge photoelectrically converted by the light receiving unit; a plurality of vertical signal lines each for receiving an output signal from the amplifying transistor; a pixel power supply line for supplying a power supply voltage to the amplifying transistor; a plurality of constant current source transistors each connected to a different one of the vertical signal lines; and a bias circuit which controls an amount of current to be supplied to each of the constant current source transistors, based on a variation in the power supply voltage.Type: GrantFiled: September 18, 2015Date of Patent: January 17, 2017Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Takayasu Kito, Hiroyuki Amikawa, Masahiro Higuchi, Kenichi Origasa, Hiroshi Fujinaka
-
Publication number: 20160014363Abstract: A solid-state imaging device includes: a plurality of unit cells each including at least one light receiving unit and an amplifying transistor which outputs an amplified signal corresponding to an amount of the signal charge photoelectrically converted by the light receiving unit; a plurality of vertical signal lines each for receiving an output signal from the amplifying transistor; a pixel power supply line for supplying a power supply voltage to the amplifying transistor; a plurality of constant current source transistors each connected to a different one of the vertical signal lines; and a bias circuit which controls an amount of current to be supplied to each of the constant current source transistors, based on a variation in the power supply voltage.Type: ApplicationFiled: September 18, 2015Publication date: January 14, 2016Inventors: Takayasu KITO, Hiroyuki AMIKAWA, Masahiro HIGUCHI, Kenichi ORIGASA, Hiroshi FUJINAKA
-
Publication number: 20110119563Abstract: In order to correct an error in input data to thereby obtain write data, in a memory core, an EXOR element performs arithmetic processing based on an output result of an output data latch for latching read data and a result of inputted array input data, and a selector selects a result of the arithmetic processing to prepare write data. Thus, data obtained after performance of the arithmetic processing can be generated in a semiconductor memory by an operation performed immediately after data read. In addition, it is unnecessary to transfer data to an external logic circuit. Therefore, the result of the arithmetic processing can be written to a memory cell block in a subsequent clock.Type: ApplicationFiled: January 19, 2011Publication date: May 19, 2011Applicant: Panasonic CorporationInventors: Kenichi Origasa, Kiyoto Ohta
-
Patent number: 7877667Abstract: In order to correct an error in input data to thereby obtain write data, in a memory core, an EXOR element performs arithmetic processing based on an output result of an output data latch for latching read data and a result of inputted array input data, and a selector selects a result of the arithmetic processing to prepare write data. Thus, data obtained after performance of the arithmetic processing can be generated in a semiconductor memory by an operation performed immediately after data read. In addition, it is unnecessary to transfer data to an external logic circuit. Therefore, the result of the arithmetic processing can be written to a memory cell block in a subsequent clock.Type: GrantFiled: March 7, 2007Date of Patent: January 25, 2011Assignee: Panasonic CorporationInventors: Kenichi Origasa, Kiyoto Ohta
-
Patent number: 7733735Abstract: In the present invention, a row decoder circuit is made up of a transistor having a first gate oxide film thickness, a transistor having a second gate oxide film thickness, and a transistor having a third gate oxide film thickness. Thus even a control circuit at a lower voltage can drive word lines at high speeds while achieving reliability.Type: GrantFiled: May 6, 2008Date of Patent: June 8, 2010Assignee: Panasonic CorporationInventor: Kenichi Origasa
-
Patent number: 7535781Abstract: A semiconductor memory including a memory cell, a bit line pair connected to the memory cell, a data line pair connected to the bit line pair through a switching element capable of ON/OFF switching in response to a value of a column selection signal and a precharge circuit for controlling an initial potential common between the data line pair. The semiconductor memory comprises a precharge potential control circuit which applies, in a precharge period, a low apply voltage not higher than a first predetermined potential to the data line pair when the initial potential of the data line pair is higher than the first predetermined potential, a high apply voltage not lower than a second predetermined potential to the data line pair when the potential of the data line pair is lower than the second predetermined potential or no voltage when the potential of the data line pair is not higher than the first predetermined potential and not lower than the second predetermined potential.Type: GrantFiled: March 29, 2007Date of Patent: May 19, 2009Assignee: Panasonic CorporationInventor: Kenichi Origasa
-
Publication number: 20080291717Abstract: In the present invention, a row decoder circuit is made up of a transistor having a first gate oxide film thickness, a transistor having a second gate oxide film thickness, and a transistor having a third gate oxide film thickness. Thus even a control circuit at a lower voltage can drive word lines at high speeds while achieving reliability.Type: ApplicationFiled: May 6, 2008Publication date: November 27, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Kenichi Origasa
-
Patent number: 7312649Abstract: A voltage booster power supply circuit using a first voltage VDD3 and a second voltage VDDM to boost the first voltage VDD3, which is higher than the second voltage, to provide a boosted voltage VPP. Thus, a high efficiency of generation of a boosted voltage can be achieved compared with a configuration in which only the second voltage is used to boost the first voltage. A detector circuit detects the boosted voltage VPP to control a voltage booster circuit.Type: GrantFiled: April 8, 2004Date of Patent: December 25, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Origasa, Kiyoto Ohta
-
Publication number: 20070260964Abstract: In order to correct an error in input data to thereby obtain write data, in a memory core, an EXOR element performs arithmetic processing based on an output result of an output data latch for latching read data and a result of inputted array input data, and a selector selects a result of the arithmetic processing to prepare write data. Thus, data obtained after performance of the arithmetic processing can be generated in a semiconductor memory by an operation performed immediately after data read. In addition, it is unnecessary to transfer data to an external logic circuit. Therefore, the result of the arithmetic processing can be written to a memory cell block in a subsequent clock.Type: ApplicationFiled: March 7, 2007Publication date: November 8, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Origasa, Kiyoto Ohta
-
Publication number: 20070247959Abstract: With a semiconductor memory device according to the invention, it is possible to perform level shift of a word driver by a change in voltage at a line for a word driver P-channel control signal connected to a P-channel transistor, without a change in size of the P-channel transistor and that of an N-channel transistor, even at a low voltage of output from a row decoder. Thus, it is possible to maintain a small size ratio between the N-channel transistor and the P-channel transistor.Type: ApplicationFiled: April 13, 2007Publication date: October 25, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Naoki Yamada, Kenichi Origasa
-
Publication number: 20070230262Abstract: A semiconductor memory including a memory cell, a bit line pair connected to the memory cell, a data line pair connected to the bit line pair through a switching element capable of ON/OFF switching in response to a value of a column selection signal and a precharge circuit for controlling an initial potential common between the data line pair. The semiconductor memory comprises a precharge potential control circuit which applies, in a precharge period, a low apply voltage not higher than a first predetermined potential to the data line pair when the initial potential of the data line pair is higher than the first predetermined potential, a high apply voltage not lower than a second predetermined potential to the data line pair when the potential of the data line pair is lower than the second predetermined potential or no voltage when the potential of the data line pair is not higher than the first predetermined potential and not lower than the second predetermined potential.Type: ApplicationFiled: March 29, 2007Publication date: October 4, 2007Inventor: Kenichi Origasa
-
Patent number: 7260009Abstract: A semiconductor integrated circuit includes a logic circuit and a plurality of semiconductor memory devices formed on a semiconductor substrate, and a refresh control circuit for controlling the semiconductor device. The refresh control circuit controls a refresh control signal and a clock signal input to a plurality of memories in a concentrated manner, allowing an reduction in circuit area and the disintegration of operation timings of respective memories.Type: GrantFiled: September 13, 2005Date of Patent: August 21, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Kenichi Origasa
-
Patent number: 7072241Abstract: In a semiconductor memory device composed of a semiconductor chip and overlaid to a surface of another semiconductor chip so as to connect together, a control circuit provided in the semiconductor memory device is provided with a chip connector portion having a plurality of pads. The chip connector portion is formed to have a configuration corresponding to the maximum capacity of the memory cell array provided in the semiconductor memory device, and the location and the number of the pads are invariably determined even when the memory cell array has a capacity less than the maximum capacity. The control circuit incorporating the chip connector portion is also invariably determined so as to control reading and writing data from and into the memory cell array having the maximum capacity, regardless of the capacity of the memory cell array provided.Type: GrantFiled: May 18, 2005Date of Patent: July 4, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Origasa, Yuji Yamasaki
-
Publication number: 20060056257Abstract: A semiconductor integrated circuit includes a logic circuit and a plurality of semiconductor memory devices formed on a semiconductor substrate, and a refresh control circuit for controlling the semiconductor device. The refresh control circuit controls a refresh control signal and a clock signal input to a plurality of memories in a concentrated manner, allowing an reduction in circuit area and the disintegration of operation timings of respective memories.Type: ApplicationFiled: September 13, 2005Publication date: March 16, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO.,LTD.Inventor: Kenichi Origasa
-
Publication number: 20050205983Abstract: In a semiconductor memory device composed of a semiconductor chip and overlaid to a surface of another semiconductor chip so as to connect together, a control circuit provided in the semiconductor memory device is provided with a chip connector portion having a plurality of pads. The chip connector portion is formed to have a configuration corresponding to the maximum capacity of the memory cell array provided in the semiconductor memory device, and the location and the number of the pads are invariably determined even when the memory cell array has a capacity less than the maximum capacity. The control circuit incorporating the chip connector portion is also invariably determined so as to control reading and writing data from and into the memory cell array having the maximum capacity, regardless of the capacity of the memory cell array provided.Type: ApplicationFiled: May 18, 2005Publication date: September 22, 2005Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Origasa, Yuji Yamasaki
-
Patent number: 6914835Abstract: There is provided a semiconductor memory device in which a bit line precharge operation is increased in speed, and a layout area is reduced. P-channel transistors (206, 207) that function as switches are provided in a precharge voltage pumping circuit (105) included in a bit line precharge voltage generation unit. This enhances a pumping efficiency, and reduces a capacitance area of a pumping capacitor (200).Type: GrantFiled: February 24, 2004Date of Patent: July 5, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshihiro Nakamura, Kiyoto Ota, Masahisa Iida, Kenichi Origasa
-
Patent number: 6842388Abstract: The present invention is a semiconductor memory device provided with bit line pairs to which a plurality of memory cells are attached, a plurality of precharge circuits for precharging the bit line pairs to a first voltage that is different from a mean value between a high level and a low level, a bit line precharge power line for supplying the first voltage for precharging to the precharge circuits, a capacitor, a charging circuit for charging the capacitor, and transfer gate circuits for controlling connection and disconnection of the capacitor and the bit line precharge power line. The transfer gate circuits are controlled so that the capacitor and the precharge power line are connected during precharging of the bit line pairs. Thus, precharging of the bit lines can be performed at high speeds with high precision.Type: GrantFiled: November 19, 2002Date of Patent: January 11, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Origasa, Kiyoto Ohta, Masanobu Hirose
-
Publication number: 20040207458Abstract: A voltage booster power supply circuit using a first voltage VDD3 and a second voltage VDDM to boost the first voltage VDD3, which is higher than the second voltage, to provide a boosted voltage VPP. Thus, a high efficiency of generation of a boosted voltage can be achieved compared with a configuration in which only the second voltage is used to boost the first voltage. A detector circuit detects the boosted voltage VPP to control a voltage booster circuit.Type: ApplicationFiled: April 8, 2004Publication date: October 21, 2004Applicant: Matsushita Elec. Ind. Co. Ltd.Inventors: Kenichi Origasa, Kiyoto Ohta
-
Publication number: 20040174726Abstract: There is provided a semiconductor memory device in which a bit line precharge operation is increased in speed, and a layout area is reduced. P-channel transistors (206, 207) that function as switches are provided in a precharge voltage pumping circuit (105) included in a bit line precharge voltage generation unit. This enhances a pumping efficiency, and reduces a capacitance area of a pumping capacitor (200).Type: ApplicationFiled: February 24, 2004Publication date: September 9, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Toshihiro Nakamura, Kiyoto Ota, Masahisa Iida, Kenichi Origasa
-
Patent number: 6768689Abstract: The present invention provides a semiconductor memory device whose circuit area is comparatively small and that improves holding characteristics of data in a memory cell. In a word line voltage generator, a voltage Vdd3 of a second power source that is higher than a voltage Vdd of a first power source supplied to the memory cell is applied to a first operational amplifier circuit and a reference voltage generating circuit, and the reference voltage generating circuit generates a voltage that is higher, by a voltage generated through a diode connection of a p-channel transistor, than the voltage proportional to the voltage Vdd as a first reference voltage Vref, and the first operational amplifier circuit outputs a voltage equal to the first reference voltage Vref as a word line drive voltage Vwl. Thus, a leakage current when the memory cell is off can be reduced, without requiring a charge pump circuit or the like.Type: GrantFiled: May 1, 2003Date of Patent: July 27, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Kenichi Origasa