Patents by Inventor Kenneth G. Keels
Kenneth G. Keels has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140089444Abstract: Methods, apparatus and systems for reducing usage of Doorbell Rings in connection with RDMA operations. A portion of system memory is employed as a Memory-Mapped Input/Output (MMIO) address space configured to be accessed via a hardware networking device. A Send Queue (SQ) is stored in MMIO and is used to facilitate processing of Work Requests (WRs) that are written to SQ entries by software and read from the SQ via the hardware networking device. The software and logic in the hardware networking device employ pointers identifying locations in the SQ corresponding to a next write WR entry slot and last read WR entry slot that are implemented to enable WRs to be written to and read from the SQ during ongoing operations under which the SQ is not emptied such that doorbell rings to notify the hardware networking device that new WRs have been written to the SQ are not required.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Inventors: Vadim Makhervaks, Kenneth G. Keels, Brian S. Hausauer, Ali S. Oztaskin
-
Publication number: 20130262614Abstract: An embodiment may include circuitry that may write a message from a system memory in a host to a memory space in an input/output (I/O) controller in the host. A host operating system may reside, at least in part, in the system memory. The message may include both data and at least one descriptor associated with the data. The data may be included in the at least one descriptor. The circuitry also may signal the I/O controller that the writing has occurred. Many alternatives, variations, and modifications are possible.Type: ApplicationFiled: September 29, 2011Publication date: October 3, 2013Inventors: Vadim Makhervaks, Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, Steen K. Larsen
-
Patent number: 8489778Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: GrantFiled: August 17, 2012Date of Patent: July 16, 2013Assignee: Intel-NE, Inc.Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Patent number: 8458280Abstract: A mechanism for performing remote direct memory access (RDMA) operations between a first server and a second server over an Ethernet fabric. The RDMA operations are initiated by execution of a verb according to a remote direct memory access protocol. The verb is executed by a CPU on the first server. The apparatus includes transaction logic that is configured to process a work queue element corresponding to the verb, and that is configured to accomplish the RDMA operations over a TCP/IP interface between the first and second servers, where the work queue element resides within first host memory corresponding to the first server. The transaction logic includes transmit history information stores and a protocol engine. The transmit history information stores maintains parameters associated with said work queue element.Type: GrantFiled: December 22, 2005Date of Patent: June 4, 2013Assignee: Intel-NE, Inc.Inventors: Brian S. Hausauer, Tristan T. Gross, Kenneth G. Keels, Shaun V. Wandler
-
Publication number: 20130110959Abstract: In an embodiment of the present invention, a method includes partitioning a plurality of remote direct memory access context objects among a plurality of virtual functions, establishing a remote direct memory access connection between a first of the plurality of virtual functions, and migrating the remote direct memory access connection from the first of the plurality of virtual functions to a second of the plurality of virtual functions without disconnecting from the remote peer.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Inventors: ROBERT O. SHARP, Kenneth G. Keels
-
Publication number: 20120311063Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: ApplicationFiled: August 17, 2012Publication date: December 6, 2012Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Patent number: 8271694Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: GrantFiled: August 26, 2011Date of Patent: September 18, 2012Assignee: Intel-Ne, Inc.Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Publication number: 20110314194Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: ApplicationFiled: August 26, 2011Publication date: December 22, 2011Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Patent number: 8078743Abstract: A computer system such as a server pipelines RNIC interface (RI) management/control operations such as memory registration operations to hide from network applications the latency in performing RDMA work requests caused in part by delays in processing the memory registration operations and the time required to execute the registration operations themselves. A separate QP-like structure, called a control QP (CQP), interfaces with a control processor (CP) to form a control path pipeline, separate from the transaction pipeline, which is designated to handle all control path traffic associated with the processing of RI control operations. This includes memory registration operations (MR OPs), as well as the creation and destruction of traditional QPs for processing RDMA transactions. Once the MR OP has been queued in the control path pipeline of the adapter, a pending bit is set which is associated with the MR OP.Type: GrantFiled: February 17, 2006Date of Patent: December 13, 2011Assignee: Intel-NE, Inc.Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, Eric Rose
-
Patent number: 8032664Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: GrantFiled: September 2, 2010Date of Patent: October 4, 2011Assignee: Intel-Ne, Inc.Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Publication number: 20110099243Abstract: An apparatus is provided, for performing a direct memory access (DMA) operation between a host memory in a first server and a network adapter. The apparatus includes a host frame parser and a protocol engine. The host frame parser is configured to receive data corresponding to the DMA operation from a host interface, and is configured to insert markers on-the-fly into the data at a prescribed interval and to provide marked data for transmission to a second server over a network fabric. The protocol engine is coupled to the host frame parser. The protocol engine is configured to direct the host frame parser to insert the markers, and is configured to specify a first marker value and an offset value, whereby the host frame parser is enabled to locate and insert a first marker into the data.Type: ApplicationFiled: January 7, 2011Publication date: April 28, 2011Inventors: Kenneth G. Keels, Jeff M. Carlson, Brian S. Hausauer, David J. Maguire
-
Patent number: 7889762Abstract: An apparatus is provided, for performing a direct memory access (DMA) operation between a host memory in a first server and a network adapter. The apparatus includes a host frame parser and a protocol engine. The host frame parser is configured to receive data corresponding to the DMA operation from a host interface, and is configured to insert markers on-the-fly into the data at a prescribed interval and to provide marked data for transmission to a second server over a network fabric. The protocol engine is coupled to the host frame parser. The protocol engine is configured to direct the host frame parser to insert the markers, and is configured to specify a first marker value and an offset value, whereby the host frame parser is enabled to locate and insert a first marker into the data.Type: GrantFiled: January 19, 2007Date of Patent: February 15, 2011Assignee: Intel-NE, Inc.Inventors: Kenneth G. Keels, Jeff M. Carlson, Brian S. Hausauer, David J. Maguire
-
Publication number: 20100332694Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: ApplicationFiled: September 2, 2010Publication date: December 30, 2010Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Patent number: 7849232Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: GrantFiled: February 17, 2006Date of Patent: December 7, 2010Assignee: Intel-NE, Inc.Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Patent number: 7782905Abstract: A mechanism for performing remote direct memory access (RDMA) operations between a first server and a second server. The apparatus includes a packet parser and a protocol engine. The packet parser processes a TCP segment within an arriving network frame, where the packet parser performs one or more speculative CRC checks according to an upper layer protocol (ULP), and where the one or more speculative CRC checks are performed concurrent with arrival of the network frame. The protocol engine is coupled to the packet parser. The protocol engine receives results of the one or more speculative CRC checks, and selectively employs the results for validation of a framed protocol data unit (FPDU) according to the ULP.Type: GrantFiled: February 17, 2006Date of Patent: August 24, 2010Assignee: Intel-NE, Inc.Inventors: Kenneth G. Keels, Brian S. Hausauer, Vadim G. Makhervaks, Eric Jon Schneider
-
Patent number: 6557115Abstract: The real-time test controller maintains a failure database containing a history of past failures for devices under test and selectively sorts the history for the device to be tested. The diagnostic testing sequence is then rearranged with tests having higher failure rates being conducted first. If faults are detected, a message is provided to the operator and the failure database is either manually or automatically updated with the latest fault information. In this manner, a continuously updated history of faults is maintained and the most efficient testing sequence is followed, resulting in significant time and cost savings.Type: GrantFiled: November 14, 2001Date of Patent: April 29, 2003Assignee: Compaq Computer CorporationInventors: Russel L. Gillenwater, Philip J. Brisky, Kenneth G. Keels
-
Publication number: 20020053045Abstract: The real-time test controller maintains a failure database containing a history of past failures for devices under test and selectively sorts the history for the device to be tested. The diagnostic testing sequence is then rearranged with tests having higher failure rates being conducted first. If faults are detected, a message is provided to the operator and the failure database is either manually or automatically updated with the latest fault information. In this manner, a continuously updated history of faults is maintained and the most efficient testing sequence is followed, resulting in significant time and cost savings.Type: ApplicationFiled: November 14, 2001Publication date: May 2, 2002Inventors: Russel L. Gillenwater, Philip J. Brisky, Kenneth G. Keels
-
Patent number: 6338148Abstract: The real-time test controller maintains a failure database containing a history of past failures for devices under test and selectively sorts the history for the device to be tested. The diagnostic testing sequence is then rearranged with tests having higher failure rates being conducted first. If faults are detected, a message is provided to the operator and the failure database is either manually or automatically updated with the latest fault information. In this manner, a continuously updated history of faults is maintained and the most efficient testing sequence is followed, resulting in significant time and cost savings.Type: GrantFiled: April 19, 1999Date of Patent: January 8, 2002Assignee: Compaq Computer CorporationInventors: Russell L. Gillenwater, Philip J. Brisky, Kenneth G. Keels