Patents by Inventor Kenneth Michael Key
Kenneth Michael Key has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7895412Abstract: A programmable processing engine processes transient data within an intermediate network station of a computer network. The engine comprises an array of processing elements symmetrically arrayed as rows and columns, and embedded between input and output buffer units with a plurality of interfaces from the array to an external memory. The external memory stores non-transient data organized within data structures, such as forwarding and routing tables, for use in processing the transient data. Each processing element contains an instruction memory that allows programming of the array to process the transient data as processing element stages of baseline or extended pipelines operating in parallel.Type: GrantFiled: June 27, 2002Date of Patent: February 22, 2011Assignee: Cisco Tehnology, Inc.Inventors: Darren Kerr, Kenneth Michael Key, Michael L. Wright, William E. Jennings
-
Patent number: 7380101Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: December 27, 2004Date of Patent: May 27, 2008Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 7185224Abstract: A processor isolation technique enhances debug capability in a multiprocessor circuit. A bypass register has a bit location which may indicate that a processor is to be bypassed. A code entry point is selected to permit a downstream processor to do the work of the bypassed processor. The processors may be arrayed in a pipeline.Type: GrantFiled: December 10, 2003Date of Patent: February 27, 2007Assignee: Cisco Technology, Inc.Inventors: William Fredenburg, Kenneth Michael Key, Michael L. Wright, John William Marshall
-
Patent number: 6876961Abstract: A technique is provided for use in computerized modeling of an electronic system. The technique bases simulation of the system's operation (e.g., timing operation) upon both actual physical characteristics of a part of the system, and hierarchical analysis-based models of the rest of the system.Type: GrantFiled: August 27, 1999Date of Patent: April 5, 2005Assignee: Cisco Technology, Inc.Inventors: John W. Marshall, Kenneth Michael Key, Scott Nellenbach
-
Patent number: 6836838Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: August 16, 2002Date of Patent: December 28, 2004Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6681341Abstract: A processor isolation technique enhances debug capability in a highly integrated multiprocessor circuit containing a programmable arrayed processing engine for efficiently processing transient data within an intermediate network station of a computer network. The technique comprises a mechanism for programming a code entry point for each processor of a processor complex utilizing a register set that is accessible via an out-of-band bus coupled to a remote processor of the engine. The programmable entry point mechanism operates in conjunction with a bypass capability that passes transient data through a processor complex that is not functional, not running or otherwise unable to process data. Another aspect of the debug technique involves the ability to override completion control signals provided by each processor complex in order to advance a pipeline of the processing engine.Type: GrantFiled: November 3, 1999Date of Patent: January 20, 2004Assignee: Cisco Technology, Inc.Inventors: William Fredenburg, Kenneth Michael Key, Michael L. Wright, John William Marshall
-
Patent number: 6513108Abstract: A programmable processing engine processes transient data within an intermediate network station of a computer network. The engine comprises an array of processing elements symmetrically arrayed as rows and columns, and embedded between input and output buffer units with a plurality of interfaces from the array to an external memory. The external memory stores non-transient data organized within data structures, such as forwarding and routing tables, for use in processing the transient data. Each processing element contains an instruction memory that allows programming of the array to process the transient data as processing element stages of baseline or extended pipelines operating in parallel.Type: GrantFiled: June 29, 1998Date of Patent: January 28, 2003Assignee: Cisco Technology, Inc.Inventors: Darren Kerr, Kenneth Michael Key, Michael L. Wright, William E. Jennings
-
Patent number: 6442669Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: November 30, 2000Date of Patent: August 27, 2002Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6385747Abstract: A technique is provided for use in testing replicated components (e.g., identical circuit components) of an electronic device for defects. In one aspect of this testing technique, the same test inputs may be broadcast, in parallel, from a single test interface to each of the replicated components of the electronic device under test. Respective test outputs generated by the replicated components in response to the test inputs may be supplied to a comparator, comprised in the electronic device, that compares the respective test outputs to each other and generates a fault signal if corresponding test outputs are not identical. This fault signal may be supplied to an external test interface pin of the single test interface, and its assertion may indicate that one or more of the replicated components may be defective. The respective test outputs may be multiplexed to permit output via an external interface of respective test outputs from a selected component.Type: GrantFiled: December 14, 1998Date of Patent: May 7, 2002Assignee: Cisco Technology, Inc.Inventors: Jeffery Burl Scott, Kenneth Michael Key, Michael L. Wright, Scott Nellenbach
-
Patent number: 6356548Abstract: A multi-port switching device architecture decouples decode logic circuitry of each port of a network switch from its respective state machine logic circuitry and organizes the state machine logic as pools of transmit/receive engine resources that are shared by each of the decode logic circuits. Intermediate priority logic of the switching device cooperates with the decode logic and pooled resources to allocate frames among available resources in accordance with predetermined ordering and fairness policies. These policies prevent misordering of frames from a single source while ensuring that all ports in the device are serviced fairly.Type: GrantFiled: June 29, 1998Date of Patent: March 12, 2002Assignee: Cisco Technology, Inc.Inventors: Scott Nellenbach, Kenneth Michael Key, Edward D. Paradise, Kenneth H. Potter, Jr.
-
Patent number: 6272621Abstract: A synchronization and control system for an arrayed processing engine of an intermediate network station comprises sequencing circuitry that controls the processing engine. The processing engine generally includes a plurality of processing element stages arrayed as parallel pipelines. The control system further includes an input header buffer (IHB) and an output header buffer (OHB), the latter comprising circuitry for receiving current transient data processed by the pipelines and for decoding control signals to determine a destination for the processed data. One destination is a feedback path that couples the OHB to the IHB and returns the processed data to the IHB for immediate loading into an available pipeline.Type: GrantFiled: August 18, 2000Date of Patent: August 7, 2001Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Key, Michael L. Wright, Darren Kerr, William E. Jennings
-
Publication number: 20010000046Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: ApplicationFiled: November 30, 2000Publication date: March 15, 2001Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6195739Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: June 29, 1998Date of Patent: February 27, 2001Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6173386Abstract: A parallel processor is provided that includes integrated debugging capabilities. The processor includes a pipelined processing engine, having an array of processing element complex stages, and input and output header buffers. A debug system is provided that, when triggered, may put some or all of the processing element complexes into a debug mode of operation. When a complex is in debug mode, examination of internal stages of the component circuits of the complex may occur, in order to facilitate debugging of software and hardware errors that may occur during operation of the processor.Type: GrantFiled: December 14, 1998Date of Patent: January 9, 2001Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Key, Michael L. Wright, Darren Kerr, William E. Jennings, Scott Nellenbach
-
Patent number: 6119215Abstract: A synchronization and control system for an arrayed processing engine of an intermediate network station comprises sequencing circuitry that controls the processing engine. The processing engine generally includes a plurality of processing element stages arrayed as parallel pipelines. The control system further includes an input header buffer (IHB) and an output header buffer (OHB), the latter comprising circuitry for receiving current transient data processed by the pipelines and for decoding control signals to determine a destination for the processed data. One destination is a feedback path that couples the OHB to the IHB and returns the processed data to the IHB for immediate loading into an available pipeline.Type: GrantFiled: June 29, 1998Date of Patent: September 12, 2000Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Key, Michael L. Wright, Darren Kerr, William E. Jennings
-
Patent number: 6101599Abstract: A system and technique facilitate fast context switching among processor complex stages of a pipelined processing engine. Each processor complex comprises a central processing unit (CPU) core having a plurality of internal context switchable registers that are connected to respective registers within CPU cores of the pipelined stages by a processor bus. The technique enables fast context switching by sharing the context switchable registers between upstream and downstream CPUs to, inter alia, force program counters into the downstream registers. In one aspect of the inventive technique, the system automatically reflects (shadows) the contents of an upstream CPU's context switchable registers at respective registers of a downstream CPU over the processor bus. In another aspect of the invention, the system redirects instruction execution by the downstream CPU to an appropriate routine based on processing performed by the upstream CPU.Type: GrantFiled: June 29, 1998Date of Patent: August 8, 2000Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Kenneth Michael Key, Darren Kerr, William E. Jennings