Abstract: A method and circuit for automatically lowering a quiescent current at a predetermined threshold. A compact and low power current comparator is employed to detect the power consumption conditions, and issues a control signal to lower current consumption within a power management circuit. By dynamically resizing bias device geometries, a minimum quiescent current of an electronic device may be further reduced. Moreover, the control signal may also be used to engage modification of circuit dynamics to improve circuit performance and mitigate a response profile during recovery from a low power operation.