Abstract: A communications bus for providing communication between a master processor and a plurality of slave processors, each including a central processing unit, the slave processors located remote from the master processor, the bus selectively resets a slave processor and includes first, second, third and fourth communication paths. The first communication path transmits signals including destination addresses from the master processor to each of the plurality of slave processors. The second communication path transmits a strobe signal from the master processor to each of the plurality of slave processors. The strobe signal has first and second states. The third communication path transmits a reset signal from the master processor to each of the plurality of slave processors. The reset signal has first and second states. The fourth communication path transmits a disable signal from the master processor to each of the plurality of slave processors. The disable signal has first and second states.