Patents by Inventor Kent Prosch
Kent Prosch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220075649Abstract: Methods, non-transitory machine-readable media, and computing devices for transitioning tasks and interrupt service routines are provided. An example method includes processing, by a plurality of processor cores of a storage controller, tasks and interrupt service routines. A performance statistic is determined corresponding to the plurality of processor cores. Based on detecting that the performance statistic passes a threshold, a number of the plurality of processor cores that are assigned to the tasks and the interrupt service routines are reduced.Type: ApplicationFiled: November 19, 2021Publication date: March 10, 2022Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Patent number: 11182202Abstract: Methods, non-transitory machine-readable media, and computing devices for transitioning tasks and interrupt service routines are provided. An example method includes processing, by a plurality of processor cores of a storage controller, tasks and interrupt service routines. A performance statistic is determined corresponding to the plurality of processor cores. Based on detecting that the performance statistic passes a threshold, a number of the plurality of processor cores that are assigned to the tasks and the interrupt service routines are reduced.Type: GrantFiled: October 15, 2019Date of Patent: November 23, 2021Assignee: NETAPP, INC.Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Publication number: 20200042347Abstract: Methods, non-transitory machine-readable media, and computing devices for transitioning tasks and interrupt service routines are provided. An example method includes processing, by a plurality of processor cores of a storage controller, tasks and interrupt service routines. A performance statistic is determined corresponding to the plurality of processor cores. Based on detecting that the performance statistic passes a threshold, a number of the plurality of processor cores that are assigned to the tasks and the interrupt service routines are reduced.Type: ApplicationFiled: October 15, 2019Publication date: February 6, 2020Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Patent number: 10459759Abstract: Methods, non-transitory machine-readable media, and computing devices for transitioning tasks and interrupt service routines are provided. An example method includes processing, by a plurality of processor cores of a storage controller, tasks and interrupt service routines. A performance statistic is determined corresponding to the plurality of processor cores. Based on detecting that the performance statistic passes a threshold, a number of the plurality of processor cores that are assigned to the tasks and the interrupt service routines are reduced.Type: GrantFiled: February 7, 2018Date of Patent: October 29, 2019Assignee: NETAPP, INC.Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Publication number: 20180165120Abstract: Methods, non-transitory machine-readable media, and computing devices for transitioning tasks and interrupt service routines are provided. An example method includes processing, by a plurality of processor cores of a storage controller, tasks and interrupt service routines. A performance statistic is determined corresponding to the plurality of processor cores. Based on detecting that the performance statistic passes a threshold, a number of the plurality of processor cores that are assigned to the tasks and the interrupt service routines are reduced.Type: ApplicationFiled: February 7, 2018Publication date: June 14, 2018Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Patent number: 9910700Abstract: A method for migration of operations between CPU cores, the method includes: processing, by a source core, one or more tasks and one or more interrupt service routines; accessing a mapping corresponding to a task of the one or more tasks and an interrupt service routine of the one or more interrupt service routines; identifying, based on the mapping, a target core that corresponds to the task and the interrupt service routine; blocking the task from being processed by the source core in response to identifying the target core; in response to identifying the target core, disabling an interrupt corresponding to the interrupt service routine; in response to identifying the target core, assigning the task and the interrupt to the target core; after assigning the interrupt to the target core, enabling the interrupt; and after assigning the task to the target core, processing the task by the target core.Type: GrantFiled: August 26, 2015Date of Patent: March 6, 2018Assignee: NetApp, Inc.Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Publication number: 20170060624Abstract: A method for migration of operations between CPU cores, the method includes: processing, by a source core, one or more tasks and one or more interrupt service routines; accessing a mapping corresponding to a task of the one or more tasks and an interrupt service routine of the one or more interrupt service routines; identifying, based on the mapping, a target core that corresponds to the task and the interrupt service routine; blocking the task from being processed by the source core in response to identifying the target core; in response to identifying the target core, disabling an interrupt corresponding to the interrupt service routine; in response to identifying the target core, assigning the task and the interrupt to the target core; after assigning the interrupt to the target core, enabling the interrupt; and after assigning the task to the target core, processing the task by the target core.Type: ApplicationFiled: August 26, 2015Publication date: March 2, 2017Inventors: Kent Prosch, Matthew Weber, Arindam Banerjee, Ben McDavitt
-
Patent number: 9304937Abstract: Atomic write operations for storage devices are implemented by maintaining the data that would be overwritten in the cache until the write operation completes. After the write operation completes, including generating any related metadata, a checkpoint is created. After the checkpoint is created, the old data is discarded and the new data becomes the current data for the affected storage locations. If an interruption occurs prior to the creation of the checkpoint, the old data is recovered and any new is discarded. If an interruption occurs after the creation of the checkpoint, any remaining old data is discarded and the new data becomes the current data. Write logs that indicate the locations affected by in progress write operation are used in some implementations. If neither all of the new data nor all of the old data is recoverable, a predetermined pattern can be written into the affected locations.Type: GrantFiled: January 24, 2014Date of Patent: April 5, 2016Assignee: NetApp Inc.Inventors: Greg William Achilles, Gordon Hulpieu, Donald Roman Humlicek, Martin Oree Parrish, Kent Prosch, Alan Stewart
-
Publication number: 20150113224Abstract: Atomic write operations for storage devices are implemented by maintaining the data that would be overwritten in the cache until the write operation completes. After the write operation completes, including generating any related metadata, a checkpoint is created. After the checkpoint is created, the old data is discarded and the new data becomes the current data for the affected storage locations. If an interruption occurs prior to the creation of the checkpoint, the old data is recovered and any new is discarded. If an interruption occurs after the creation of the checkpoint, any remaining old data is discarded and the new data becomes the current data. Write logs that indicate the locations affected by in progress write operation are used in some implementations. If neither all of the new data nor all of the old data is recoverable, a predetermined pattern can be written into the affected locations.Type: ApplicationFiled: January 24, 2014Publication date: April 23, 2015Applicant: NetApp, Inc.Inventors: Greg William Achilles, Gordon Hulpieu, Donald Roman Humlicek, Martin Oree Parrish, Kent Prosch, Alan Stewart