Patents by Inventor Kenton T. Veeder
Kenton T. Veeder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8294232Abstract: An optical detector includes a detector surface operable to receive light, a depleted field region coupled to the underside of the detector surface, a charge collection node underlying the depleted field region, an active pixel area that includes the portion of the depleted field region above the charge collection node and below the detector surface, and two or more guard regions coupled to the underside of the detector surface and outside of the active pixel area. The depleted field region includes an intrinsic or a near-intrinsic material. The charge collection node has a first width, and the guard regions are separated by a second width that is greater than the first width of the charge collection node. The guard regions are operable to prevent crosstalk to an adjacent optical detector.Type: GrantFiled: November 3, 2009Date of Patent: October 23, 2012Assignee: Raytheon CompanyInventors: John L. Vampola, Sean P. Kilcoyne, Robert E. Mills, Kenton T. Veeder
-
Patent number: 8158923Abstract: Light is converted to an electric signal by performing a light-to-frequency conversion of the light received during a first phase of operation. Following the first phase of operation, a light-to-time conversion is performed on light received during a second phase of operation. Following the second phase of operation a digital representation of the light is generated in response to the light-to-frequency conversion and the light-to-time conversion.Type: GrantFiled: January 16, 2009Date of Patent: April 17, 2012Assignee: Raytheon CompanyInventor: Kenton T. Veeder
-
Patent number: 8080775Abstract: A readout circuit for reading from addressable nodes comprises first and second half-circuits of a differential amplifier. The first half-circuit comprises at least one source follower transistor adapted to receive an input signal from one of the addressable nodes, such as pixel readouts of an imaging system. The first half-circuit further comprises a row selector switch coupled to the source follower transistor to selectively activate the source follower transistor to receive the input signal. The second half-circuit comprises an output node for providing an output signal of a readout of a selected addressable node. The second half-circuit further comprises a source leader transistor coupled to the output node to provide a feedback signal based on the readout. A feedback loop is connected to the source leader transistor to provide feedback from the output node for utilization in a differential amplification of the input signal.Type: GrantFiled: June 30, 2008Date of Patent: December 20, 2011Assignee: Raytheon CompanyInventor: Kenton T. Veeder
-
Patent number: 7978115Abstract: A system for converting an analog signal to a digital signal may include a plurality of converter stages. One of the converter stages may include a multiplying digital-to-analog converter (MDAC) and an analog-to-digital subconverter (ADSC). The MDAC may be configured to (i) receive from a previous stage a first residue analog signal and a first idealized digital signal representing a first portion of the digital signal and corresponding to the first residue analog signal; (ii) convert the first idealized digital signal to an idealized analog signal; and (iii) output a second residue analog signal based on the difference between the first residue analog signal and the idealized analog signal. The ADSC may be configured to convert the second residue analog signal into a second idealized digital signal representing a second portion of the digital signal and corresponding to the second residue analog signal, the ADSC comprising a sloping analog-to-digital converter.Type: GrantFiled: July 6, 2009Date of Patent: July 12, 2011Assignee: Raytheon CompanyInventors: Kenton T. Veeder, Micky Randall Harris, Leonard P. Chen
-
Publication number: 20110147878Abstract: An optical detector includes a detector surface operable to receive light, a depleted field region coupled to the underside of the detector surface, a charge collection node underlying the depleted field region, an active pixel area that includes the portion of the depleted field region above the charge collection node and below the detector surface, and two or more guard regions coupled to the underside of the detector surface and outside of the active pixel area. The depleted field region includes an intrinsic or a near-intrinsic material. The charge collection node has a first width, and the guard regions are separated by a second width that is greater than the first width of the charge collection node. The guard regions are operable to prevent crosstalk to an adjacent optical detector.Type: ApplicationFiled: November 3, 2009Publication date: June 23, 2011Applicant: Raytheon CompanyInventors: John L. Vampola, Sean P. Kilcoyne, Robert E. Mills, Kenton T. Veeder
-
Publication number: 20110001647Abstract: A system for converting an analog signal to a digital signal may include a plurality of converter stages. One of the converter stages may include a multiplying digital-to-analog converter (MDAC) and an analog-to-digital subconverter (ADSC). The MDAC may be configured to (i) receive from a previous stage a first residue analog signal and a first idealized digital signal representing a first portion of the digital signal and corresponding to the first residue analog signal; (ii) convert the first idealized digital signal to an idealized analog signal; and (iii) output a second residue analog signal based on the difference between the first residue analog signal and the idealized analog signal. The ADSC may be configured to convert the second residue analog signal into a second idealized digital signal representing a second portion of the digital signal and corresponding to the second residue analog signal, the ADSC comprising a sloping analog-to-digital converter.Type: ApplicationFiled: July 6, 2009Publication date: January 6, 2011Inventors: Kenton T. Veeder, Micky Randall Harris, Leonard P. Chen
-
Patent number: 7863097Abstract: In one embodiment, a method of preparing detectors for oxide bonding to an integrated chip, e.g., a readout integrated chip, includes providing a wafer having a plurality of detector elements with bumps thereon. A floating oxide layer is formed surrounding each of the bumps at a top portion thereof. An oxide-to-oxide bond is formed between the floating oxide layer and an oxide layer of the integrated chip which is provided in between corresponding bumps of the integrated chip. The oxide-to-oxide bond enables the bumps on the detector elements and the bumps on the integrated chip to be intimately contacted with each other, and removes essentially all mechanical stresses on and between the bumps. In another embodiment, a device has an interconnect interface that includes the oxide-to-oxide bond and an electrical connection between the bumps on the detector elements and the bumps on the integrated chip.Type: GrantFiled: November 7, 2008Date of Patent: January 4, 2011Assignee: Raytheon CompanyInventors: Jeffrey M. Peterson, Kenton T. Veeder, Christopher L. Fletcher
-
Patent number: 7812755Abstract: In one or more embodiments, an apparatus and method for processing an analog signal into a digital signal includes a quantizer that converts the analog signal, which can have any value within a given range of values, into a fixed set of discrete values. An analog residue, i.e. the quantization error caused by the difference between the analog value of the integrated analog signal and the closest corresponding discrete quantized value, is outputted. The analog residue can be further processed to increase the accuracy of the A/D conversion. Multiple quantizer stages can be provided to perform A/D conversion of the analog signal over multiple integration periods, e.g. in multi-shot and time-delay integration applications. The analog signal may represent an image signal.Type: GrantFiled: November 6, 2008Date of Patent: October 12, 2010Assignee: Raytheon CompanyInventors: John L. Vampola, Kenton T. Veeder
-
Publication number: 20100181464Abstract: Light is converted to an electric signal by performing a light-to-frequency conversion of the light received during a first phase of operation. Following the first phase of operation, a light-to-time conversion is performed on light received during a second phase of operation. Following the second phase of operation a digital representation of the light is generated in response to the light-to-frequency conversion and the light-to-time conversion.Type: ApplicationFiled: January 16, 2009Publication date: July 22, 2010Applicant: Raytheon CompanyInventor: Kenton T. Veeder
-
Publication number: 20100117227Abstract: In one embodiment, a method of preparing detectors for oxide bonding to an integrated chip, e.g., a readout integrated chip, includes providing a wafer having a plurality of detector elements with bumps thereon. A floating oxide layer is formed surrounding each of the bumps at a top portion thereof. An oxide-to-oxide bond is formed between the floating oxide layer and an oxide layer of the integrated chip which is provided in between corresponding bumps of the integrated chip. The oxide-to-oxide bond enables the bumps on the detector elements and the bumps on the integrated chip to be intimately contacted with each other, and removes essentially all mechanical stresses on and between the bumps. In another embodiment, a device has an interconnect interface that includes the oxide-to-oxide bond and an electrical connection between the bumps on the detector elements and the bumps on the integrated chip.Type: ApplicationFiled: November 7, 2008Publication date: May 13, 2010Applicant: RAYTHEON COMPANYInventors: Jeffrey M. PETERSON, Kenton T. VEEDER, Christopher L. FLETCHER
-
Publication number: 20100109925Abstract: In one or more embodiments, an apparatus and method for processing an analog signal into a digital signal includes a quantizer that converts the analog signal, which can have any value within a given range of values, into a fixed set of discrete values. An analog residue, i.e. the quantization error caused by the difference between the analog value of the integrated analog signal and the closest corresponding discrete quantized value, is outputted. The analog residue can be further processed to increase the accuracy of the A/D conversion. Multiple quantizer stages can be provided to perform A/D conversion of the analog signal over multiple integration periods, e.g. in multi-shot and time-delay integration applications. The analog signal may represent an image signal.Type: ApplicationFiled: November 6, 2008Publication date: May 6, 2010Applicant: RAYTHEON COMPANYInventors: John L. VAMPOLA, Kenton T. VEEDER
-
Publication number: 20090321613Abstract: A readout circuit for reading from addressable nodes comprises first and second half-circuits of a differential amplifier. The first half-circuit comprises at least one source follower transistor adapted to receive an input signal from one of the addressable nodes, such as pixel readouts of an imaging system. The first half-circuit further comprises a row selector switch coupled to the source follower transistor to selectively activate the source follower transistor to receive the input signal. The second half-circuit comprises an output node for providing an output signal of a readout of a selected addressable node. The second half-circuit further comprises a source leader transistor coupled to the output node to provide a feedback signal based on the readout. A feedback loop is connected to the source leader transistor to provide feedback from the output node for utilization in a differential amplification of the input signal.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventor: Kenton T. Veeder