Abstract: A panel includes a substrate, an array layer and an electrode array layer. The array layer is on a side of the substrate; the electrode array layer is on a side of the array layer away from the substrate; and the array layer includes an active layer, a gate metal layer and a source/drain metal layer. The substrate includes drive units arranged in an array, scan line groups, data lines extending in a second direction; and common signal lines extending in the second direction. The scan line group includes first scan lines and second scan lines, extending in a first direction. The first direction is perpendicular with the second direction. The electrode array layer includes drive electrodes arranged in an array; the drive electrodes correspond to the drive units; and the drive unit includes a first transistor, a second transistor, a third transistor, a first capacitor and a second capacitor.

Abstract: A phased-array antenna and a method for controlling the same are provided. The phased-array antenna includes first and second substrates between which a cavity is formed. Phase-shifting units in the cavity each includes: a power feeder located on a surface of the first substrate facing away from the second substrate and connected to a radio-frequency signal terminal, a radiator located on the surface and insulated from the power feeder, a ground electrode located on a surface of the first substrate facing towards the second substrate. The ground electrode connects to the ground signal terminal and overlaps with the power feeder and the radiator and includes a first and a second openings. A transmission electrode located on a surface of the second substrate facing the first substrate and connects to the control signal line.

Abstract: Provided are a microfluidic apparatus and a manufacturing method thereof. The microfluidic apparatus includes a microfluidic substrate including a base substrate, an electrode array layer located on the base substrate, and a hydrophobic layer, where the electrode array layer includes a plurality of electrodes arranged in an array; and a microfluidic structure layer including at least one microfluidic channel; where the microfluidic substrate is configured to apply a voltage to each of the plurality of electrodes according to the at least one microfluidic channel to drive a droplet in each of the at least one microfluidic channels to move.

Abstract: Packaging method for forming the panel-level chip device is provided. The panel-level chip device includes a plurality of first bare chips disposed on a supporting base, and a plurality of first connection pillars. The panel-level chip device also includes a first encapsulation layer, and a first redistribution layer. The first redistribution layer includes a plurality of first redistribution elements and a plurality of second redistribution elements. Further, the panel-level chip device includes a solder ball group including a plurality of first solder balls. First connection pillars having a same electrical signal are electrically connected to each other by a first redistribution element. Each of remaining first connection pillars is electrically connected to one second redistribution element. The one second redistribution element is further electrically connected to a first solder ball of the plurality of first solder balls.

Abstract: A microfluidic chip, a method for driving a microfluidic chip and an analysis apparatus are provided. An exemplary microfluidic chip includes a substrate; a number of M driving electrodes disposed on a side of the substrate and arranged along a first direction; and a number of N signal terminals electrically connected to the number of M driving electrodes. Any three adjacent driving electrodes are connected to different signal terminals, respectively; a number of A of the number of M driving electrodes are connected to a same signal terminal; and M, N and A are positive integers, and M?4, N?3, M>N, and A?2.

Abstract: A drive circuit and its drive method, and a panel and its drive method are provided. The drive circuit includes a step-up unit, a plurality of signal input terminals and a signal output terminal, which are electrically connected with each other. The step-up unit includes a first module, a second module, a third module and a first capacitor, which are electrically connected with each other. The first module is configured to transmit a signal of a third signal input terminal to a first electrode of the first capacitor. The second module is configured to transmit a signal of a fourth signal input terminal to a second electrode of the first capacitor. The third module is configured to transmit a signal of the third signal input terminal to the second electrode of the first capacitor, which further increases the signal of the first electrode of the first capacitor.

Abstract: A display component and a display device are provided. The display component includes a display panel including a first substrate, a thin-film transistor array layer, a second substrate and a coil-containing film layer. The coil-containing film layer at least includes a first metal layer, a first insulation layer, a second metal layer, and a second insulation layer. The first metal layer includes at least one first coil and the second metal layer includes at least one signal line, where the one first coil of the first metal layer is electrically connected to one or two signal lines of the second metal layer. An orthographic projection of the first coil on the first substrate is at least partially in the display region. The display component further includes a coil drive circuit, where the coil drive circuit is electrically connected to each of the first coil and the signal line, respectively.

Abstract: A microfluidic device includes: first substrate, microfluidic channel layer, and second substrate; the first substrate includes light source layer including a plurality of light source structures, the light source structure includes first electrode, second electrode, and an electroluminescence module, and when being turned on, emits light passing through the microfluidic channel layer and irradiating the second substrate; the second substrate includes photoelectric detection layer including a plurality of photoelectric detection structures and driving electrode layer including a plurality of driving electrodes and a plurality of driving circuits, the photoelectric detection structure includes third electrode, fourth electrode, and photoelectric conversion module arranged therebetween, and when being turned on, generates an electrical signal according to an incident light signal; the driving circuit is configured to apply a voltage to each driving electrode such that a droplet moves in a microfluidic channel o

Abstract: The present disclosure provides a phased-array antenna and a control method thereof. The phased-array antenna includes two parallel substrates attached by sealant into a cavity filled with liquid crystals, a plurality of phase-shifting units is provided in the cavity defined. Each unit comprises: a power feeder electrically connected to a radio frequency signal terminal, a radiator electrically connected to the power feeder, a ground electrode electrically connected to a ground signal terminal but electrically insulated from the power feeder and the radiator respectively, and a driving electrode electrically connected to a control signal wire. The orthographic projections of the driving electrode, the power feeder, and the ground electrode overlap on one substrate.

Abstract: A panel-level chip device and a packaging method for forming the panel-level chip device are provided. The panel-level chip device includes a plurality of first bare chips disposed on a supporting base, and a plurality of first connection pillars. The panel-level chip device also includes a first encapsulation layer, and a first redistribution layer. The first redistribution layer includes a plurality of first redistribution elements and a plurality of second redistribution elements. Further, the panel-level chip device includes a solder ball group including a plurality of first solder balls. First connection pillars having a same electrical signal are electrically connected to each other by a first redistribution element. Each of remaining first connection pillars is electrically connected to one second redistribution element. The one second redistribution element is further electrically connected to a first solder ball of the plurality of first solder balls.

Abstract: A 3D printed display panel includes two opposing substrates and a black matrix formed on one of the substrates. The light proof areas of the black matrix include multiple first portions, multiple second portions and multiple third portions arranged to form a grid structure. The first portions and the third portions are alternately arranged in a direction of the scanning lines, the second portions and the third portions are alternately arranged in a direction of the data lines. Meshes of the grid structure are aperture zones of the black matrix. The aperture zones are in one-to-one correspondence with the pixel units. A vertical projections of the scanning lines and the data lines on the second substrate are located in the lightproof areas; where a minimum width of one first portion is X, a minimum width of one second portion is Y, and |X?Y|?2 ?m.

Abstract: The present disclosure provides a driving method of a gate driving circuit. The driving method includes: outputting, by a plurality of shift register units of a shift register, signals sequentially, the plurality of shift register units being cascaded; determining, by a detection module, whether the plurality of shift register units has an abnormality according to one or more signals outputted from at least a part of the plurality of shift register units, and issuing a scan control command when it is determined that the plurality of shift register units has the abnormality; and controlling, by a scan control module, the shift register to perform forward scanning and reverse scanning under the scan control command.

Abstract: A display component and a display device are provided. The display component includes a display panel including a first substrate, a thin-film transistor array layer, a second substrate and a coil-containing film layer. The coil-containing film layer at least includes a first metal layer, a first insulation layer, a second metal layer, and a second insulation layer. The first metal layer includes at least one first coil and the second metal layer includes at least one signal line, where the one first coil of the first metal layer is electrically connected to one or two signal lines of the second metal layer. An orthographic projection of the first coil on the first substrate is at least partially in the display region. The display component further includes a coil drive circuit, where the coil drive circuit is electrically connected to each of the first coil and the signal line, respectively.

Abstract: A panel-level chip device and a packaging method for forming the panel-level chip device are provided. The panel-level chip device includes a plurality of first bare chips disposed on a supporting base, and a plurality of first connection pillars. The panel-level chip device also includes a first encapsulation layer, and a first redistribution layer. The first redistribution layer includes a plurality of first redistribution elements and a plurality of second redistribution elements. Further, the panel-level chip device includes a solder ball group including a plurality of first solder balls. First connection pillars having a same electrical signal are electrically connected to each other by a first redistribution element. Each of remaining first connection pillars is electrically connected to one second redistribution element. The one second redistribution element is further electrically connected to a first solder ball of the plurality of first solder balls.

Abstract: A drive circuit and its drive method, and a panel and its drive method are provided. The drive circuit includes a step-up unit, a plurality of signal input terminals and a signal output terminal, which are electrically connected with each other. The step-up unit includes a first module, a second module, a third module and a first capacitor, which are electrically connected with each other. The first module is configured to transmit a signal of a third signal input terminal to a first electrode of the first capacitor. The second module is configured to transmit a signal of a fourth signal input terminal to a second electrode of the first capacitor. The third module is configured to transmit a signal of the third signal input terminal to the second electrode of the first capacitor, which further increases the signal of the first electrode of the first capacitor.

Abstract: A drive circuit and its drive method, and a panel and its drive method are provided. The drive circuit includes a step-up unit, a plurality of signal input terminals and a signal output terminal. The step-up unit includes a first module, a second module and a first capacitor. The first module is configured to transmit a signal of a third signal input terminal to a first electrode of the first capacitor. The second module is configured to transmit a signal of a fourth signal input terminal to a second electrode of the first capacitor at a first time period which generates a voltage difference between two electrodes of the first capacitor, and to transmit the signal of the fourth signal input terminal to the second electrode of the first capacitor at a second time period which further increases a signal of the first electrode of the first capacitor.

Abstract: A driving circuit includes a first signal-input terminal, a second signal-input terminal, a third signal-input terminal, a fourth signal-input terminal, a signal-output terminal, and a voltage-boosting unit including a first module, a second module, a third module, and a first capacitor. The first module transmits the signal at the third signal-input terminal to a first terminal of the first capacitor during a first time period, and blocks signal transmission during a second time period. During the first time period and the second time period, the second module transmits the signal at the third signal-input terminal to the third module to allow the signal at the fourth signal-input terminal to be transmitted to a second terminal of the first capacitor. During a third time period, the second module and the third module both block signal transmission. The first terminal of the first capacitor is connected to the signal-output terminal for output.

Abstract: A transflective and non-rectangular display panel and a display device are provided. The non-rectangular display panel includes a display region, a non-display region surrounding the display region, multiple pixels including multiple sub pixels, and a light shielding layer. There is a first boundary between the display region and the non-display region, and a region surrounded by the first boundary and the display region is non-rectangular. Each of the multiple pixels includes at least three of the multiple sub pixels. An open region of each of the multiple sub pixels has a transmissive region and a reflective region. The multiple pixels include normal pixels in the display region and abnormal pixels passed through by the first boundary. In each of the abnormal pixels, each of the transmissive region and the reflective region is partially blocked by the light shielding layer and partially emits light therefrom.

Abstract: Chip package method and chip package structure are provided. The chip package method includes: providing a transparent substrate including a first side and a second side; coating the first side of the transparent substrate with an organic polymer material layer; depositing a protective layer on the organic polymer material layer; forming alignment parts on the protective layer; attaching a plurality of chips including metal pins; forming an encapsulating layer on the protective layer; polishing the encapsulating layer to expose the metal pins; forming a first insulating layer; forming first through holes in the first insulating layer; forming metal parts extending along sidewalls of the first through holes; and irradiating the second side of the transparent substrate by a laser to lift off the transparent substrate. The metal parts are insulated from each other and electrically connected to the metal pins.

Abstract: Chip package structure and chip package method are provided. The chip package structure includes an encapsulating layer, a first metal layer, a second metal layer, and bare chips. The bare chips include first bare chips and second bare chips. First-connecting-posts are formed on a side of the first bare chips and on a side of the second bare chips. The encapsulating layer covers the bare chips and the first-connecting-posts. The first metal layer is disposed on the side of the first-connecting-posts away from the bare chips and includes first capacitor polar plates and conductive parts. The first capacitor polar plates are electrically connected to the first-connecting-posts on the first bare chips, and the conductive parts are electrically connected to the first-connecting-posts on the second bare chips. The second metal layer is disposed on a side of the first metal layer away from the encapsulating layer and includes second capacitor polar plates electrically connected to the conductive parts.