Patents by Inventor Ki-whan Song
Ki-whan Song has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10593408Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: GrantFiled: November 15, 2018Date of Patent: March 17, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: June-Hong Park, Ki-Whan Song, Bong-Soon Lim, Su-Chang Jeon, Jin-Young Kim, Chang-Yeon Yu, Dong-Kyo Shim, Seong-Jin Kim
-
Publication number: 20190088337Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: ApplicationFiled: November 15, 2018Publication date: March 21, 2019Inventors: JUNE-HONG PARK, KI-WHAN SONG, BONG-SOON LIM, SU-CHANG JEON, JIN-YOUNG KIM, CHANG-YEON YU, DONG-KYO SHIM, SEONG-JIN KIM
-
Patent number: 10170192Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: GrantFiled: September 28, 2017Date of Patent: January 1, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: June-Hong Park, Ki-Whan Song, Bong-Soon Lim, Su-Chang Jeon, Jin-Young Kim, Chang-Yeon Yu, Dong-Kyo Shim, Seong-Jin Kim
-
Publication number: 20180226128Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: ApplicationFiled: September 28, 2017Publication date: August 9, 2018Inventors: JUNE-HONG PARK, KI-WHAN SONG, BONG-SOON LIM, SU-CHANG JEON, JIN-YOUNG KIM, CHANG-YEON YU, DONG-KYO SHIM, SEONG-JIN KIM
-
Patent number: 9342447Abstract: A method of operating a data storage device includes providing a memory cell array that includes a first word line, a second word line and a buffer configured to store second data to be programmed into the second word line, reading the second data from the buffer, and programming first data into the first word line. A programming condition of the first data being is changed based on the second data read from the buffer.Type: GrantFiled: August 2, 2013Date of Patent: May 17, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Ryun Kim, Sang-Yong Yoon, Ki-Whan Song
-
Patent number: 9042167Abstract: A phase change memory device including a voltage generator that generates an operating voltage by generating at least one modified clock signal, a pulse width of which is maintained constant for at least one clock cycle in response to a pump enable signal being enabled, from at least one reference clock signal, and performing a pump operation on a power supply voltage according to the at least one modified clock signal; and a memory cell array that includes a plurality of phase change memory cells connected between word lines and bit lines. The operating voltage is applied to the memory cell array so as to perform a data access operation.Type: GrantFiled: July 3, 2012Date of Patent: May 26, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Duk-Min Kwon, Ki Whan Song
-
Patent number: 8982618Abstract: A nonvolatile memory device comprises a nonvolatile memory chip comprising a static latch, first and second dynamic latches that receive the data stored in the static latch through a floating node, and a memory cell configured to store multi-bit data. The nonvolatile memory device performs a refresh operation on the first dynamic latch where externally supplied first single bit data is stored in the first dynamic latch, performs a refresh operation on the second dynamic latch where externally supplied second single bit data is stored in the second dynamic latch, and programs the memory cell using the data stored in the first and second dynamic latches after the first and second single bit data are stored in the respective first and second dynamic latches.Type: GrantFiled: March 12, 2013Date of Patent: March 17, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Hyun Joo, Il-Han Park, Ki-Whan Song
-
Patent number: 8861264Abstract: A pre-charge controlling method and device are provided. The pre-charge controlling method includes pre-charging a first global bit line with a first pre-charge voltage by using at least a first pre-charge circuit located between a plurality of sub arrays included in a memory cell array and pre-charging the first global bit line with a second pre-charge voltage by using a second pre-charge circuit located outside the memory cell array.Type: GrantFiled: July 8, 2011Date of Patent: October 14, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ick Hyun Song, Ki Whan Song, Jin-Young Kim
-
Patent number: 8842484Abstract: A voltage generator comprises a first booster that generates a first high voltage, and a second booster that generates a second high voltage by boosting an external voltage. The first booster comprises a comparator that controls a boosting operation with reference to the fed back first high voltage and uses the second high voltage as a drive voltage.Type: GrantFiled: September 6, 2011Date of Patent: September 23, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Duk-Min Kwon, Ki-Whan Song
-
Patent number: 8837234Abstract: A memory device is provided, which includes a plurality of global bit lines, a discharge line, a switching circuit configured to connect the plurality of global bit lines to the discharge line in response to a discharge enable signal, a first discharge circuit configured to apply a first voltage that is higher than a ground voltage to the discharge line, a precharge circuit configured to apply a precharge voltage to a selected global bit line among the plurality of global bit lines, and a second discharge circuit configured to discharge the selected global bit line to a second voltage that is higher than the ground voltage.Type: GrantFiled: August 12, 2011Date of Patent: September 16, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yu Hwan Ro, Beak Hyung Cho, Ki Whan Song, Young Don Choi
-
Patent number: 8772872Abstract: Transistors, semiconductor memory cells having a transistor and methods of forming the same are provided, the transistors may include a semiconductor substrate having a first semiconductor region. A gate pattern may be disposed on the first semiconductor region. Spacer patterns may each be disposed on a sidewall of the gate pattern. Second semiconductor regions and a third semiconductor regions may be disposed in the semiconductor substrate. The second semiconductor regions may be disposed under the spacer patterns. The third semiconductor regions may be disposed adjacent to the second semiconductor regions. The first semiconductor region may have a higher impurity ion concentration than the second semiconductor regions.Type: GrantFiled: October 9, 2009Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Kyun Tak, Ki-Whan Song
-
Patent number: 8724411Abstract: A non-volatile memory device can include a word line that is operatively coupled to a non-volatile memory cell. A local bit line can be operatively coupled to the non-volatile memory cell. A discharge line that is associated with the local bit line can be configured to discharge the local bit line and a discharge diode can be electrically coupled between the local bit line and the discharge line.Type: GrantFiled: October 3, 2011Date of Patent: May 13, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Young Kim, Ki Whan Song, Jae Hee Oh, Ji-Hyun Jeong
-
Publication number: 20140047168Abstract: A method of operating a data storage device includes providing a memory cell array that includes a first word line, a second word line and a buffer configured to store second data to be programmed into the second word line, reading the second data from the buffer, and programming first data into the first word line. A programming condition of the first data being is changed based on the second data read from the buffer.Type: ApplicationFiled: August 2, 2013Publication date: February 13, 2014Inventors: KYUNG-RYUN KIM, KYUNG-RYUN KIM, KI-WHAN SONG
-
Publication number: 20130336058Abstract: A nonvolatile memory device comprises a nonvolatile memory chip comprising a static latch, first and second dynamic latches that receive the data stored in the static latch through a floating node, and a memory cell configured to store multi-bit data. The nonvolatile memory device performs a refresh operation on the first dynamic latch where externally supplied first single bit data is stored in the first dynamic latch, performs a refresh operation on the second dynamic latch where externally supplied second single bit data is stored in the second dynamic latch, and programs the memory cell using the data stored in the first and second dynamic latches after the first and second single bit data are stored in the respective first and second dynamic latches.Type: ApplicationFiled: March 12, 2013Publication date: December 19, 2013Inventors: SANG-HYUN JOO, IL-HAN PARK, KI-WHAN SONG
-
Patent number: 8575672Abstract: A nonvolatile semiconductor memory device includes a plurality of pillars protruding upward from a semiconductor substrate and having respective top surfaces and opposing sidewalls, a bit line on the top surfaces of the pillars and connecting a row of the pillars along a first direction, a pair of word lines on the opposing sidewalls of one of the plurality of pillars and crossing beneath the bit line, and a pair of memory layers interposed between respective ones of the pair of word lines and the one of the plurality of pillars. Methods of fabricating a nonvolatile semiconductor memory device include selectively etching a semiconductor substrate to form pluralities of stripes having opposing sidewalls and being arranged along a direction, forming memory layers and word lines along the sidewalls of the stripes selectively etching the stripes to form a plurality of pillars, and forming a bit line connecting the pillars and crossing above the word lines.Type: GrantFiled: March 14, 2011Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-whan Song, Byung-Gook Park
-
Patent number: 8503218Abstract: A nonvolatile memory device includes: a memory array including a plurality of memory banks which are arranged in a first direction; a write global bit line and a read global bit line extending in the first direction to be shared by the memory banks; a write circuit connected to the write global bit line and disposed on a first side of the memory array; and a read circuit connected to the read global bit line and disposed on a second side of the memory array opposite the first side of the memory array, wherein each of the memory banks extends in a second direction different from the first direction and comprises a plurality of nonvolatile memory cells, each of the nonvolatile memory cells having a variable resistive element whose resistance value varies according to data stored therein.Type: GrantFiled: June 8, 2011Date of Patent: August 6, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Young Kim, Ki-Whan Song
-
Publication number: 20130051138Abstract: A phase change memory device including a voltage generator that generates an operating voltage by generating at least one modified clock signal, a pulse width of which is maintained constant for at least one clock cycle in response to a pump enable signal being enabled, from at least one reference clock signal, and performing a pump operation on a power supply voltage according to the at least one modified clock signal; and a memory cell array that includes a plurality of phase change memory cells connected between word lines and bit lines. The operating voltage is applied to the memory cell array so as to perform a data access operation.Type: ApplicationFiled: July 3, 2012Publication date: February 28, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Duk-Min Kwon, Ki Whan Song
-
Patent number: 8362539Abstract: A semiconductor device includes a first substrate including at least one first well region and first impurity regions on portions of the substrate and a bias voltage plate on a surface of the substrate. A semiconductor device may be of a three dimensional stack structure, and in example embodiments, the semiconductor device may further include a through contact plug substantially perpendicularly penetrating at least one substrate and at least one bias voltage plate. Therefore, a design margin of a semiconductor device may be enhanced and a bias voltage may be provided reliably.Type: GrantFiled: July 27, 2009Date of Patent: January 29, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Whan Song, Jung-Bae Lee
-
Patent number: 8331162Abstract: The semiconductor memory device includes a first memory cell array including at least one first memory cell and at least one second memory cell corresponding to the at least one first memory cell, a first low bit line connected to the at least one first memory cell, a first low complementary bit line connected to the at least one second memory cell, a first switch unit having a first terminal connected to the first low bit line, a second switch unit having a first terminal connected to the first low complementary bit line, a first global bit line connected to a second terminal of the first switch unit, a first global complementary bit line connected to a second terminal of the second switch unit, and a plurality of sensing amplifying units connected to the first global bit line and the first global complementary bit line.Type: GrantFiled: April 6, 2010Date of Patent: December 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-young Kim, Ki-whan Song
-
Patent number: 8274810Abstract: A semiconductor memory device including a transistor having a vertical channel structure is provided. The device includes a first sub memory cell array including a first memory cell connected to a first bit lines and including a transistor having a vertical channel structure, a second sub memory cell array including a second memory cell connected to a first inverted bit lines and including a transistor having a vertical channel structure, and a plurality of precharge blocks. In addition, first and second precharge blocks are disposed at first and second sides of the first bit line and precharge the first bit line, and third and fourth precharge blocks are disposed at first and second sides of the first inverted bit line and precharge the first inverted bit line.Type: GrantFiled: November 29, 2010Date of Patent: September 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Duk-Ha Park, Ki-Whan Song, Jin-Young Kim