Patents by Inventor Kian-Ann Ng
Kian-Ann Ng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11474601Abstract: In a described embodiment, a sensor-based communication apparatus (100) is disclosed. The communication apparatus (100) comprises a plurality of sensor nodes (112) associated with respective unique pulse signatures (200) and adapted to communicate with respective sensors (113) with each sensor (113) configured to generate a sensory signal (113a) in response to a respective stimulus (113b). Each sensor node (112) is triggered, upon receipt of the corresponding sensory signal (113a), to transmit the associated unique pulse signature (200) independently and asynchronously through a transmission medium (110) shared by the sensor nodes (112), and the unique pulse signatures (200) transmitted by the sensor nodes (112) being a representation (300) of a stimulus event associated with the stimuli detected by the corresponding sensors (113). A method and a communication medium are also disclosed.Type: GrantFiled: December 3, 2018Date of Patent: October 18, 2022Assignee: National University of SingaporeInventors: Chee Keong Tee, Wang Wei Lee, Kian Ann Ng, John Ho
-
Publication number: 20200333881Abstract: In a described embodiment, a sensor-based communication apparatus (100) is disclosed. The communication apparatus (100) comprises a plurality of sensor nodes (112) associated with respective unique pulse signatures (200) and adapted to communicate with respective sensors (113) with each sensor (113) configured to generate a sensory signal (113a) in response to a respective stimulus (113b). Each sensor node (112) is triggered, upon receipt of the corresponding sensory signal (113a), to transmit the associated unique pulse signature (200) independently and asynchronously through a transmission medium (110) shared by the sensor nodes (112), and the unique pulse signatures (200) transmitted by the sensor nodes (112) being a representation (300) of a stimulus event associated with the stimuli detected by the corresponding sensors (113). A method and a communication medium are also disclosed.Type: ApplicationFiled: December 3, 2018Publication date: October 22, 2020Applicant: National University of SingaporeInventors: Chee Keong Tee, Wang Wei Lee, Kian Ann Ng, John Ho
-
Patent number: 9867574Abstract: A high CMRR neural signal amplifier is configured for supply rail common mode feedback (SR-CMFB) whereby a set of CMFB signals is provided to supply rails of front end LNAs. High CMRR is maintained through buffering outputs of front end signal LNAs and a reference LNA coupled to signal and reference inputs of second stage amplifiers, respectively; and buffering the reference LNA output using an active/guard buffer pair, whereby across a plurality of distinct multiplexing time intervals, during each multiplexing time interval one buffer of the pair functions as an active buffer that drives second stage amplifier reference inputs corresponding to second stage amplifier outputs being multiplexed to a set of multiplexor outputs, and the other buffer of the pair functions as a guard buffer coupled to other second stage amplifier reference inputs corresponding to second stage amplifier outputs not being multiplexed to the set of multiplexor outputs.Type: GrantFiled: February 22, 2016Date of Patent: January 16, 2018Assignee: National University of SingaporeInventors: Kian Ann Ng, Yong Ping Xu, Shih-Cheng Yen, Nitish V. Thakor
-
Publication number: 20170238876Abstract: A high CMRR neural signal amplifier is configured for supply rail common mode feedback (SR-CMFB) whereby a set of CMFB signals is provided to supply rails of front end LNAs. High CMRR is maintained through buffering outputs of front end signal LNAs and a reference LNA coupled to signal and reference inputs of second stage amplifiers, respectively; and buffering the reference LNA output using an active/guard buffer pair, whereby across a plurality of distinct multiplexing time intervals, during each multiplexing time interval one buffer of the pair functions as an active buffer that drives second stage amplifier reference inputs corresponding to second stage amplifier outputs being multiplexed to a set of multiplexor outputs, and the other buffer of the pair functions as a guard buffer coupled to other second stage amplifier reference inputs corresponding to second stage amplifier outputs not being multiplexed to the set of multiplexor outputs.Type: ApplicationFiled: February 22, 2016Publication date: August 24, 2017Inventors: Kian Ann NG, Yong Ping Xu, Shih-Cheng Yen, Nitish V. Thakor
-
Patent number: 9608656Abstract: Analog-to-digital converter (ADC) circuitry includes a first binary-weighted capacitor array having a total capacitance of 2n-2C. The value of n represents number of bits of a digital signal that represents an analog signal. The ADC circuitry also includes a second binary-weighted capacitor array having a total capacitance of 2n-2C. In addition to that, the ADC circuitry further includes a comparator circuit having first and second terminals. The first terminal is coupled to the first binary-weighted capacitor array, and the second terminal is coupled to the second binary weighted capacitor array. The switching circuit within the second binary-weighted capacitor array may be configurable to couple a largest capacitance capacitor within the second binary-weighted capacitor array from remaining capacitors within the second binary weighted capacitor array.Type: GrantFiled: August 1, 2016Date of Patent: March 28, 2017Assignee: National University of SingaporeInventors: Chao Yuan, Kian Ann Ng, Yong Ping Xu
-
Publication number: 20170033800Abstract: Analog-to-digital converter (ADC) circuitry includes a first binary-weighted capacitor array having a total capacitance of 2n-2C. The value of n represents number of bits of a digital signal that represents an analog signal. The ADC circuitry also includes a second binary-weighted capacitor array having a total capacitance of 2n-2C. In addition to that, the ADC circuitry further includes a comparator circuit having first and second terminals. The first terminal is coupled to the first binary-weighted capacitor array, and the second terminal is coupled to the second binary weighted capacitor array. The switching circuit within the second binary-weighted capacitor array may be configurable to couple a largest capacitance capacitor within the second binary-weighted capacitor array from remaining capacitors within the second binary weighted capacitor array.Type: ApplicationFiled: August 1, 2016Publication date: February 2, 2017Inventors: Chao Yuan, Kian Ann Ng, Yong Ping Xu
-
Patent number: 8292185Abstract: A circuit includes an antenna terminal for generating a current through electromagnetic induction. The circuit also includes a rectifier for receiving the current and generating a rectified power supply voltage. In addition, the circuit includes a voltage clamp for sinking at least some of the current from the antenna terminal based on the rectified power supply voltage from the rectifier. The voltage clamp could include a control circuit (such as an N-channel transistor and a resistor) for controlling the sinking of at least some of the current from the antenna terminal. The voltage clamp could also include a sink circuit (such as an N-channel transistor) for sinking at least some of the current from the antenna terminal. The voltage clamp could further include a sink control circuit (such as a P-channel transistor and a resistor) for activating and deactivating the sink circuit based on operation of the control circuit.Type: GrantFiled: October 26, 2005Date of Patent: October 23, 2012Assignee: STMicroelectronics Asia Pacific Pte., Ltd.Inventor: Kian-Ann Ng
-
Patent number: 7843673Abstract: An antenna diode circuit for discharging static charge accumulated during wafer processing is described. The antenna diode circuit includes first and second junctions coupled to a circuit element and substrate. Between the first and second junctions is a diode circuit path with an antenna diode and at least one diode protection circuit coupled in series. The diode protection circuit reduces or prevents EOS current from flowing through the diode circuit path during an EOS event.Type: GrantFiled: September 25, 2007Date of Patent: November 30, 2010Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Kian Ann Ng, Weng Hong Lai
-
Publication number: 20090080132Abstract: An antenna diode circuit for discharging static charge accumulated during wafer processing is described. The antenna diode circuit includes first and second junctions coupled to a circuit element and substrate. Between the first and second junctions is a diode circuit path with an antenna diode and at least one diode protection circuit coupled in series. The diode protection circuit reduces or prevents EOS current from flowing through the diode circuit path during an EOS event.Type: ApplicationFiled: September 25, 2007Publication date: March 26, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Kian Ann NG, Weng Hong LAI
-
Patent number: 7372291Abstract: A slew rate control circuit includes a receiver for receiving input signals and an output generator for generating output signals based on the input signals. The slew rate control circuit also includes an electrical interconnection coupling an output of the receiver and an input of the output generator. In addition, the slew rate control circuit includes a voltage clamp for clamping a voltage on the electrical interconnection between two known voltage reference levels. The voltage clamp may include a first current source for providing driving capacity to a driver circuit to prevent the voltage on the electrical interconnection from falling below one known voltage reference level. The voltage clamp may also include a second current source and a third current source for providing sinking capacity to the driver circuit to prevent the voltage on the electrical interconnection from rising above the other known voltage reference level.Type: GrantFiled: October 26, 2005Date of Patent: May 13, 2008Assignee: STMicroelectronics Asia Pacific Pte. Ltd.Inventor: Kian-Ann Ng
-
Publication number: 20070075147Abstract: A circuit includes an antenna terminal for generating a current through electromagnetic induction. The circuit also includes a rectifier for receiving the current and generating a rectified power supply voltage. In addition, the circuit includes a voltage clamp for sinking at least some of the current from the antenna terminal based on the rectified power supply voltage from the rectifier. The voltage clamp could include a control circuit (such as an N-channel transistor and a resistor) for controlling the sinking of at least some of the current from the antenna terminal. The voltage clamp could also include a sink circuit (such as an N-channel transistor) for sinking at least some of the current from the antenna terminal. The voltage clamp could further include a sink control circuit (such as a P-channel transistor and a resistor) for activating and deactivating the sink circuit based on operation of the control circuit.Type: ApplicationFiled: October 26, 2005Publication date: April 5, 2007Applicant: STMicroelectronics Asia Pacific Pte. Ltd.Inventor: Kian-Ann Ng
-
Publication number: 20070075744Abstract: A slew rate control circuit includes a receiver for receiving input signals and an output generator for generating output signals based on the input signals. The slew rate control circuit also includes an electrical interconnection coupling an output of the receiver and an input of the output generator. In addition, the slew rate control circuit includes a voltage clamp for clamping a voltage on the electrical interconnection between two known voltage reference levels. The voltage clamp may include a first current source for providing driving capacity to a driver circuit to prevent the voltage on the electrical interconnection from falling below one known voltage reference level. The voltage clamp may also include a second current source and a third current source for providing sinking capacity to the driver circuit to prevent the voltage on the electrical interconnection from rising above the other known voltage reference level.Type: ApplicationFiled: October 26, 2005Publication date: April 5, 2007Applicant: STMicroelectronics Asia Pacific Pte. Ltd.Inventor: Kian-Ann Ng